NOTICE: This document contains references to Agilent Technologies. Agilent's former Test and Measurement business has become Keysight Technologies. For more information, go to **www.keysight.com.**



NOTICE: This document contains references to Agilent Technologies. Agilent's former Test and Measurement business has become Keysight Technologies. For more information, go to **www.keysight.com.**



DDR4 Compliance Test Bench



Contents

Installing the DDR4 Compliance Test Bench	2
Prerequisites	
Install Instructions	2
Introduction to DDR4 Signals	
Setting up Basic DDR4 Signal Simulation for Compliance Tests	
Clock Signal	
Command and Address (CA) signal	
Control Signal	
Data Signal in READ Cycle	8
Data Signal in WRITE Cycle	
Transient Simulation Control Parameters	
Save signals to .h5 files for running compliance tests	
Running DDR4 Compliance Tests	
Setting up DDR4 Compliance Test Bench Simulations	23
Command and Address (CA) Bus simulation setup (_1_Sim_CA)	
WRITE cycle data bus simulation setup (_2_Sim_DQ_WRITE)	
READ cycle data bus simulation setup (_3_Sim_DQ_READ)	
DQ Eye Simulation (_4_Sim_DQ_Eye)	
Running Compliance Tests on Simulated Signals	
Known Issues	


Installing the DDR4 Compliance Test Bench

Prerequisites

Before installing the DDR4 Compliance Test Bench, ensure that the following softwares are installed:

- Infiniium Offline
- DDR4 Compliance App
- ADS 2014.01 Hotfix 3

After installing the DDR4 Compliance App, launch the Infiniium Offline software to ensure the DDR4 Test App is available under **Analyze > Automated Test Apps**.



Install Instructions

To install the DDR4 Compliance Test Bench, perform the following steps:

1. Download the ADS 2014.01 DDR4_CTB.zip file and unzip it.



The DDR4_CTB.zip includes:

DDR_CTB.deb: DDR4 Compliance Test Bench Debian file

SetupInfiniium05100003.exe: Infiniium Offline Oscilloscope Analysis Software Installer **SetupInfDDR401100000.exe**: DDR4 Compliance Test Application Software Installer


- 2. Launch ADS.
- 3. Select **DesignGuide > Add DesignGuide** from the ADS Main window. The Add DesignGuide dialog box is displayed.
- 4. Click Add Global DesignGuide.
- 5. Browse to the DDR4_CTB.deb file and click Open.
- 6. After the installation is complete, restart ADS and open a Schematic view.
- 7. Select DesignGuide.

The DDR4 Advanced Compliance Test Bench will be listed under the DesignGuide menu.

Introduction to DDR4 Signals

There are 4 groups of signals in a typical DDR4 memory system:


- Data group: DQS[7:0], DQSb[7:0], DQ[63:0]
- Command and Address (CA) group: BA[2:0] (3 bits for 8 banks), A[15:0], command input including RAS#, CAS#, WE#
- Control group: Chip Select CS[3:0] (4 bits for 16 chips), Clock Enable CKE[3:0] (4 bits for 16 clocks pairs, ODT[3:0]
- Clock group: CLK[3:0] and CLKb[3:0]



Following is a block diagram of a memory controller.

Setting up Basic DDR4 Signal Simulation for Compliance Tests

To understand the basic simulation setups and compliance tests a test bench named _0_DDR4_Ideal will be used.





The DDR4 Compliance Test Bench uses the IBIS Models from Micron: z80.v5p0.ibs throughout all simulations.



IBIS Models are for educational demonstration only and are not intended for design purposes. Please download the latest up to date models for your application directly from the vendor's website. Models in this example were downloaded from Micron Technology, Inc. www.micron.com


In an IBIS Model, an Alias name is used to reference the IBIS file name, component name, Pin name, and Model name, as illustrated in the following figure.






Clock Signal


Clock is differential signal labeled as CLK (+ pin) and CLKb (- pin). The clock signal is of repetitive "1010" pattern with a pattern bit rate equal to that of the DDR4 data rate, resulting in a clock frequency of ½ Data Rate. The clock driver pin is referencing a DQS driver model and the clock receiver pin is referencing a CLK receiver model in the IBIS file.






Command and Address (CA) signal


CA is single-ended signal labeled as CAO. The CA signal is a random pattern with a pattern bit rate equal to that of the DDR4 data rate, because the columns and row address signals are multiplexed onto one address line. CA driver pin is referencing a DQ driver model in the IBIS file. CA receiver pin is referencing a CA receiver model in the IBIS file.






Control Signal

The control signals are single-ended. In this example, the clock-enable signal is labeled as CKEO, and the Chip Select signal is labeled as CSO. These signals use a random pattern with a pattern bit rate equal to one-half of the DDR4 data rate, because the control signal is only triggered on the clock rising edge. CKEO and CSO driver pins are referencing a DQ driver model in the IBIS file. CKEO and CSO receiver pins are referencing CKEO and CSO receiver models respectively in the IBIS file.






Data Signal in READ Cycle


Data Strobe is a differential signal labeled as DQS_Read and DQSb_Read. The Data signal is a single-ended signal labeled as DQO. In Read cycle, DQS and DQ are edge-aligned, as shown in the waveform below. DQS and DQ driver pins are referencing the DQS and DQ driver models respectively in the IBIS file. DQS and DQ receiver pins are referencing the DQS and DQ receiver models respectively in the IBIS file.



The DQS and DQ drivers are driving a 50 Ohm load because the DDR4 DQS and DQ drivers are of pseudo open drain (POD) type, the voltage level at the load termination is set to Vdd.


The waveforms generated from this simulation setup can be used for AC and DC Output Measurements as specified in chapter 8 of JDEC 79-4 document.







Data Signal in WRITE Cycle

In Write cycle, the differential Data Strobe signal is labeled as DQS and DQSb, and the single-ended data signal is labeled as DQO. In Write cycle, DQS and DQ are center-aligned, as shown in the waveform below. This alignment is done by offsetting the DQS signal by 0.5*UI. DQS and DQ driver pins are referencing the DQS and DQ driver models respectively in the IBIS file. DQS and DQ receiver pins are referencing DQS and DQ receiver models respectively in the IBIS file.










permute(Eye_DQS.Width)	permute(Eye_DQS.Height)	
3.917E-10	1.050	


Transient Simulation Control Parameters

You need to set the SpeedGrade variable to one of the DDR Speed values. You can also change the number of simulation bits, where the minimal number of bits is 500 to get reasonable measurement results. To get robust results, it is recommended to use 2000 bits or more.


There is an En_Burst variable with a default value of 1 to enable burst simulations for DQ and DQS signals. DDR4 Read/Write cycles operate in burst mode in real systems. Burst signals are required by Infiniium Offline DDR4 App software to perform valid compliance tests.




When the burst mode is enabled, the ADS data display window can display invalid DQ and DQS Eyes as shown in the following figure. This is because the DQS and DQ burst signals contain switching-on/off transients. Additionally the DQS burst signals contain preamble/post-amble edges.



To see a clean eye, run the simulation with En_Burst=0, and save the dataset with the name _0_DDR4_Ideal_En_Burst_0. By switching to this dataset, you will see the DQ and DQS eyes.






Save signals to .h5 files for running compliance tests


In the Schematic view, double-click the "Netlist Include List" component to open the Edit Instance dialog box.



The ADS netlist file named MeasEqn_Ideal.net is included in the simulation:



MeasEqn_Ideal.net is available in the data folder of your current workspace. In ADS Main Window, under the File View tab, you can right-click the data folder to explore the files in the folder. You will see several MeasEqn*.net files in this folder; each of them is being used in a simulation setup. You can copy a netlist file with a new name, and use a text editor to modify it for your unique simulation setups.



The following function is used to generate the .h5 file:

write_infiniium_h5(NodeName, FileName_h5, Waveform_Path, Sub_Folder, InterpolationFlag, Tstart, Tstop, Tstep, BW)

where.


- NodeName is the node name defined by the user in schematic window,
- FileName_h5 is the file name to be saved in .hdf5 format
- Waveform_Path is the file path to the folder where .h5 files are saved
- Sub_Folder is the sub-folder name under Waveform_Path. It can be NULL if no sub-folder is needed.
- InterpolationFlag: 0 means no interpolation. 1 means "interpolating the data between Tstart and Tstop using a uniform Tstep"
- Tstart is start time for data collection
- Tstop is stop time for data collection
- Tstep is time step for data collection
- BW is bandwidth value used by Infiniium Offline for processing the waveform samples. Default value is 50GHz, which is sufficient for DDR4 applications.

Example of writing DQ0 signal to DQ0.h5 file:


ael DQ0_HDF5=write_infiniium_h5(DQ0, "DQ0", WaveformPath, "", 1, Data_Collection_Start[0], Data_Collection_Stop[0], Data_Output_Increment[0], 50e9)

Running DDR4 Compliance Tests


- 1. Launch Infiniium Offline.
- 2. Select Analyze > Automated Test Apps > N6462A DDR4 Test App.




The DDR4 Test window is displayed.



3. Select **Speed Grade** as DDR4-2400 under the **Set Up** tab.




- 4. Click **Offline Setup** to load the ADS simulated waveform files from the directory data/Waveforms_DDR4_ideal.
- 5. Select **Enable Offline Processing** in the Offline Processing window.
- 6. Click Browse to load DQ_Read and DQS_Read signals to perform a set of Read Cycle tests.




- 7. Click Done.
- 8. Click the Select Tests tab.


There are a total of 66 tests available, 31 of them being electrical tests and the other 35 being timing tests. We will perform the following set of tests on the signals loaded in the previous tests.

Because the Read cycle DQ/DQS signals and Clock signals are loaded in the Offline Processing window, we will do Read cycle tests and clock signal tests, which add up to a total number of 50. It is recommended to incrementally perform these tests, that is, run a sub-group of tests at a time. The test results under the **Results** and **HTML Report** tabs will accumulate incrementally, as illustrated in the following screenshots.





b. Electrical Tests -> Single Ended Signals -> Overshoot/Undershoot: 8 tests




Test Name	Actual Val	Margin	Pass Limits
✓ VOH(AC)	1.209290000000 V	18.6%	VALUE >= 0.85*VDDQ_Volt V
X VOH(DC)	1.209290000000 V	-8.4%	VALUE >= 1.1*VDDQ_Volt V
√ VOL(AC)	528.810000000 mV	19.9%	VALUE <= 0.55*VDDQ_Volt V
√ VOL(DC)	528.810000000 mV	11.9%	VALUE <= 0.5*VDDQ_Volt V
✓ SRQseR	6.309028000000 V/ns	46.2%	4.000000000000 V/ns <= VALUE <= 9.00
√ SRQseF	5.391627000000 V/ns	27.8%	4.000000000000 V/ns <= VALUE <= 9.00
✓ Overshoot amplitude (Address, Control)	67.730000000 mV	77.4%	VALUE <= 300.00000000 mV
(Address, Control)			Information Only
√ Undershoot amplitude (Address, Control)	75.830000000 mV	74.7%	VALUE <= 300.00000000 mV
(I) Undershoot area (Address, Control)			Information Only
√ Overshoot amplitude (Data, Strobe, Mask)	18.450000000 mV	95.4%	VALUE <= 400.000000000 mV
✓ Overshoot area (Data, Strobe, Mask)	500.443200 μV-ns	99.7%	VALUE <= 200.00000000 mV-ns
✓ Undershoot amplitude (Data, Strobe, Mask)	-484.370000000 mV	251.4%	VALUE <= 320.000000000 mV
✓ Undershoot area (Data, Strobe, Mask)	0.000000000000 V-ns	100.0%	VALUE <= 100.000000000 mV-ns

c. Electrical Tests -> Differential Signals -> READ cycle tests: 4 tests


	⊟ O Electrical Tests
	⊕ □ ○ Single-Ended Signals
	⊟ □ ○ Differential Signals
	⊟
	⊡ ☑ ○ Differential AC Output Levels and Slew Rate tests
	····· ✓ ○ VOHdiff(AC)
	····· 🗸 🔘 VOLdiff(AC)
	✓ ○ SRQdiffR
	✓ ○ SRQdiffF
П	


Actual Val	Margin	Pass Limits
1.209290000000 V	18.6%	VALUE >= 0.85*VDDQ_Volt V
1.209290000000 V	-8.4%	VALUE >= 1.1*VDDQ_Volt V
528.810000000 mV	19.9%	VALUE <= 0.55*VDDQ_Volt V
528.810000000 mV	11.9%	VALUE <= 0.5*VDDQ_Volt V
6.309028000000 V/ns	46.2%	4.000000000000 V/ns <= VALUE <= 9.00
5.391627000000 V/ns	27.8%	4.000000000000 V/ns <= VALUE <= 9.00
67.730000000 mV	77.4%	VALUE <= 300.00000000 mV
		Information Only
75.830000000 mV	74.7%	VALUE <= 300.00000000 mV
		Information Only
18.450000000 mV	95.4%	VALUE <= 400.000000000 mV
500.443200 μV-ns	99.7%	VALUE <= 200.000000000 mV-ns
-484.370000000 mV	251.4%	VALUE <= 320.000000000 mV
0.000000000000 V-ns	100.0%	VALUE <= 100.000000000 mV-ns
672.010000000 mV	86.7%	VALUE >= 0.3*VDDQ_Volt V
-673.990000000 mV	87.2%	VALUE <= -0.3*VDDQ_Volt V
11.313870000000 V/ns	33.1%	8.000000000000 V/ns <= VALUE <= 18.0
11.311140000000 V/ns	33.1%	8.000000000000 V/ns <= VALUE <= 18.0
	1.209290000000 V 1.209290000000 V 1.209290000000 W 528.810000000 mV 6.309028000000 V/ns 5.391627000000 mV 75.830000000 mV 75.830000000 mV 18.450000000 mV 18.450000000 mV 0.0000000000 V-ns 672.010000000 mV 11.313870000000 V/ns	1.209290000000 V 1.209290000000 V 1.209290000000 V 528.810000000 mV 19.9% 528.810000000 mV 11.9% 6.309028000000 V/ns 27.8% 67.730000000 mV 77.4% 75.830000000 mV 74.7% 18.450000000 mV 95.4% 500.443200 µV-ns 99.7% -484.370000000 mV 251.4% 0.00000000000 V-ns 672.010000000 mV 86.7% -673.990000000 mV 87.2% 11.313870000000 V/ns 33.1%

d. Timing Tests -> READ cycle tests: 13 tests




e. Timing Tests -> Clock timing: 19 tests






9. Load the Write cycle DQ/DQS signals and Clock signals in the Offline Processing window, and perform Write cycle tests, which add up to a total number of 16.




Out of the 16 tests for Write cycle, 13 of them are electrical tests, and 3 of them are timing tests:

□ □ ♠ Floatrical Toota
⊡…
□ ✓ Single-Ended Signals □ ✓ O WRITE cycle tests
□ VSEH/VSEL for Strobes
✓ ○ VSEH(Strobe)
□ VSEL(Strobe)
□ VSEH/VSEL for Clocks
✓ O VSEL(Clock)
⊕ ■ ■ READ cycle tests
Overshoot/Undershoot (Address, Control)
⊕ □ Overshoot/Undershoot (Data, Strobe, Mask
⊡ □ O Differential Signals
⊕ ✓ ○ WRITE cycle tests
☐ · · ☑ ○ Differential AC Input Levels for Clock
VIHdiff.CK(AC) VIHdiff.CK(AC)
✓ ○ VIHdiff.CK(DC) ✓ ○ VII of ff. CK(AC)
VILdiff.CK(AC) ✓ VILdiff.CK(AC)
□ □ O VILdiff.CK(DC) □ □ O Differential AC Input Levels for Strobe
✓ O VIHdiff.DQS(AC)
✓ VIHdiff.DQS(AC)
✓ VIHulli,DQS(DC)
✓ VILdiff.DQS(AC)
☐ ·· ☑ ○ Clock Cross Point Voltage Test
✓ O VIX(CK)
⊕ READ cycle tests
E READ Cycle tests
. To Terina Tests
☐ ☐ ☐ Timing Tests
□ ✓ O WRITE cycle tests
□ Data Strobe Timing
✓ O tWPRE
✓ O tWPST
i ⊡ ✓ O Command Address Timing
□ □ ■ READ cycle tests
→ · · □ ● Data Timing
⊕ □ ● Data Strobe Timing
⊕ □ Olock Timing




The tCKE test generates the following error message:




To complete tCKE test, perform the following steps:

- 1. Click the **Configure** tab.
- 2. Find Timing Tests > Test Setup for Command and Address Timing ONLY > Channel 4 > Signal selected
- 3. Change the selected signal from (/CSO Gnd) to (/CKEO Gnd)



4. Run this 1 test only. Clear all the tests that have been completed already in the earlier steps.




After all tests are completed, click the HTML Report tab to view the Test Report.



DDR4 Test Report

Overall Result: FAIL




Summary of Results





Setting up DDR4 Compliance Test Bench Simulations

Command and Address (CA) Bus simulation setup (_1_Sim_CA)



In 1 Sim CA, the following CA Bus topology simulation has been setup:


It is a simplified CA bus topology, with 6 singled-ended CA signals (CA0~CA5), 1 single-ended control signal (CS0 for Chip Select), and 1 differential clock signal (+/-, CLK/CLKb).

The block on the left side is a pattern generator:

- a. CA0~CA5 are generating pseudo-random bit patterns at a rate equal to the data rate. The reason for this bit rate is that column and row address signals are multiplexed to the same address line. As a result, the address bus is running the same bit rate as that on the data bus.
- b. CLK_0101 is generating a repetitive 0101 bit pattern at the same rate as CAO~CA5
- c. CSO is generating a pseudo-random bit pattern at a ½ the rate of CAO~CA5.

The CA_Driver and CA_Receiver blocks contain I/O buffer models referencing the same IBIS file. In practice, you should get at least 2 IBIS files, one from your DRAM vendor (e.g., Micron) for the DRAM I/O, and another one from your processor vendor (e.g., Intel) for the controller I/O. This example uses only one IBIS file from Micron for the DRAM I/O. It uses a DRAM DQ pin driver model, as if it were the controller CA pin driver, to drive the CA bus. Following screenshot shows how the CA Pin driver and receiver models are set up using alias names:

CA and CLK Driver Pin:



CA Receiver Pin:

Use Aliases



CSO Receiver Pin:





CLK/CLKb Receiver Pin:

Use Aliases




```
Ver DDR4_DRAM_IBIS_AliasParameter
    DRAM_Corner=Corner
    DRAM_IBIS_File="z80a_v5p0.ibs"
    DRAM_Component="MT40A512M8HX"
    DRAM_TX_DQS_Model="DQS_40_2400"
DRAM_TX_DQS_Pin="DQS_t"
    DRAM_TX_DQSb_Pin="DQS_c"
    DRAM_TX_DQ_Model="DQ_40_2400"
    DRAM_TX_DQ_Pin="DQ0"
    DRAM_ODT_DQS_Model="DQS_IN_ODT120_2400".
    DRAM_ODT_DQS_Pin="DQS_t"
    DRAM_ODT_DQSb_Pin="DQS_c"
    DRAM_ODT_DQ_Model="DQ_IN_ODT120_2400"
DRAM_ODT_DQ_Pin="DQ0"
    DRAM_CA_Model="INPUT_2400"
    DRAM CA Pin="A6"
    DRAM CLK Model="CLKIN 2400"
    DRAM_CLK_Pin="CK_t"
    DRAM_CLKb_Pin="CK_c"
```


There is a wide range of CA bus/channel topologies connecting the controller and the memory devices:

- 1. A system can have 1~4 memory channels
- 2. Each channel can have 1~4 DIMM (dual in-line memory module) slots
- 3. Each DIMM can have 1~2 ranks of memory
- 4. Each rank can have 1~8 DRAM packaged devices
- 5. Each DRAM device package can have 1~4 memory dies
- 6. Each die can have 4~8 banks of memory
- 7. Each die can be X4~X16 in width.


Two CA bus topology examples are available in the folder named "PCB, DIMM and Package Models" as shown in the following figure:



DDR4 uses a "fly-by" topology for distributing Command & Address, Clock and Command Signals. Following is an illustration of the "fly-by" topology, as compared to the "tree" topology (also known as "symmetrical T-branch topology") used in DDR2 or earlier designs:




In this example, we have run 300-bit simulation for the CA bus, and generated CA Eye diagrams. The waveforms for CAO~CA5, CSO and CLK/CLKb signals are saved in the data directory of your current workspace, which will be used later for compliance tests.



WRITE cycle data bus simulation setup (_2_Sim_DQ_WRITE)

In _2_Sim_DQ_WRITE, the following WRITE cycle data bus simulation has been setup.




The data (DQ/DQS) bus has different characteristics compared to the command address (CA) bus:

- DQ bus is bi-directional to handle data traffic in "controller-write-to-DRAM" and "controller-readfrom-DRAM" cycles.
- DQ bus runs in burst mode. Data strobe (DQS) also runs in burst mode. DQ and DQS bursts are edge-aligned in READ cycle, and center-aligned in WRITE cycle.
- DQ bus is using a point-to-point topology, not a fly-by topology used for CA bus.


The block on the left side is a DQ/DQS pattern generator for a byte-lane:

- 1. DQ0~DQ7 are generating pseudo-random bit patterns at a rate set by the SpeedGrade parameter. The Delay parameter on DQ0~DQ7 is set to be 0.
- 2. CLK is generating a repetitive 0101 clock pattern at the same rate as DQ0~DQ7, resulting in a clock frequency equal to ½ of the data rate.
- 3. DQS is generating a repetitive 0101 bit pattern at the same rate as DQ0~DQ7. The Delay parameter on DQs is set to be 0.5*UI, which will make the DQS pattern center-aligned with the DQ pattern



- 4. DQS pattern has preamble and post-amble bits on it.
- 5. EnableDQ and EnableDQS pulses are used to control the on/off states of DQS/DQS bursts. BL (Burst Length) parameter is set to 16 to simulate 2 consecutive 8-bit bursts.


The DQ_DQS_Driver and DQ_DQS_Receiver blocks contain I/O buffer models referencing the same IBIS file. In practice, you should get at least 2 IBIS files, one from your DRAM vendor (e.g., Micron) for the DRAM I/O, and another one from your processor vendor (e.g., Intel) for the controller I/O. This example uses only one IBIS file from Micron for the DRAM I/O. It uses a DRAM DQ pin driver model, as if it were the controller DQ pin driver, to drive the DQ bus. Following screenshot shows how the DQ Pin driver and receiver models are set up using alias names:




Two DQ bus topology examples are available in the folder named "PCB, DIMM and Package Models" as shown in the following figure. One is a 24-port S-parameter file. The other one is a sub-circuit built from multi-layer transmission line models.


DRAM_CLK_Model="CLKIN_2400"


DRAM_CLK_Pin="CK_t"
DRAM_CLKb_Pin="CK_c"



In this example, we have run 500-bit simulation for the DQ bus to check the validity of the DQ/DQS signals, for example, check if DQ0 and DQS are center-aligned. The waveforms for DQ0~DQ7, DQS/DQSb and CLK/CLKb signals are saved in the data directory of your current workspace, which will be used later for compliance tests.








READ cycle data bus simulation setup (_3_Sim_DQ_READ)


In _3_Sim_DQ_READ, the following READ cycle data bus simulation has been set up.

- The block on the right-hand side is a data pattern generator on the DRAM side, generating PRBS pattern at a rate specified by SpeedGrade parameter.
- Next to the DRAM pattern generator is the DQ/DQS pin drivers on the DRAM side, referencing an IBIS model from Micron. The output signals from DRAM driver output pins are labeled as DQ0_out~DQ7_out, DQS_out/DQSb_out.
- The DRAM output signals leave the IO pads, go through "package->DIMM PCB->DIMM connector->Motherboard PCB lines and vias->CPU package", and finally arrive at the controller I/O pads. The input pins to the controller receivers are labeled as DQ0~DQ7, DQS/DQSb.




NOTE


In this simulation setup, the clock signal labeled as CLK_out/CLKb_out is sent from the controller (the block on the left-hand side) to the DRAM (the block on the right-hand side). The clock signal labeled as "CLK_in/CLKb_in" is the signal at the input pin to DRAM clock receiver. The DRAM clock signal is used to as an "external trigger" to the DRAM DQ/DQS pattern generators, as shown in the following figure.





Unlike the WRITE cycle where DQS and DQ signals are center-aligned, the READ cycle DQS and DQ signals are edge-aligned. This edge-alignment is realized by setting the **Delay** parameter on the DQ/DQS pulse generators to 0, as shown in the following figure:



In this example, we have run 500-bit simulation for the DQ bus to check the validity of the DQ/DQS signals, for example, check if DQ0 and DQS are edge-aligned in READ cycle. The waveforms for DQ0~DQ7, DQS/DQSb and CLK/CLKb signals are saved in the data directory of your current workspace, which will be used later for compliance tests.








There are 3 additional .h5 files saved in the DDR4_Read folder: DQS_Delayed, DQSb_Delayed and DQS_Diff_Delayed. These are the DQS, DQSb and DQS_Diff waveforms with a 0.5*UI time delay. These 3 additional waveforms are generated using the following post-processing equations:

```
Signal_PostProcessing
Delay=0.5 * UI
time_Axis=indep(DQS)
DQS_Diff=DQS-DQSb
DQSb_Delayed=vs(DQSb, Delay+time_Axis)
DQS_Delayed=vs(DQS, Delay+time_Axis)
DQS_Diff_Delayed=vs(DQS-DQSb, Delay+time_Axis)
```


DQS_Diff is edge-aligned with DQ0~DQ7 in READ cycle. By off-setting DQS_Diff with 0.5*UI, the DQS_Diff_Delayed signal will be center-aligned with DQ0~DQ7 waveforms at the controller receiver pins. The intent is to use these waveforms to perform compliance tests at the input pins to the controller receivers.

DQ Eye Simulation (_4_Sim_DQ_Eye)

Open _4_Sim_DQ_Eye schematic. Place single-ended eye probes on DQ0~DQ7 signals, and place a differential eye probe on DQS/DQSb signals, as shown in the following figure:



Click the **Simulate** icon to run the simulation. The graphs in the data display windows show DQ eye and DQS eye, and the listing tables show eye measurement values such as eye width and eye height.




NOTE

These eye diagrams are generated from a transient simulation of \sim 500 bits, which are not sufficient for any meaningful BER contour measurements. These eye diagrams are for visual inspection and qualitative measurements only. To get meaningful BER contour or margin measurements, it is recommended to use the DDR Bus simulator in ADS 2014.11 release.

Running Compliance Tests on Simulated Signals

We have generated .h5 waveform files for command address (CA), data signals (DQ and DQS), and clock signals (CLK), all stored in .data\waveforms folder.




To perform compliance on these signals, follow these steps:

- 1. Launch Infiniium Offline.
- 2. Select Analyze > Automated Test Apps > N6462A/N6462B DDR4 Test App.



The DDR4 Test window is displayed.


3. Select Speed Grade as DDR4-2400 under the Set Up tab.




To run compliance tests on waveforms generated from "_2_Sim_DQ_WRITE", click **Offline Setup** to load ADS simulated waveform files. Instead of performing all the compliance tests at once, we will take an incremental approach to do one signal group at a time.

Clock signal group

1. Load CLK, CLKb, and CLK_Diff signals from DDR4_Write directory as shown in the following figure:



- 2. Click the Select Tests tab.
- 3. Select the 24 tests related to clock signals as shown in the following figure:




After running the tests, the test results become available under the **Results** tab, as shown in the following figure:


Test Name	Actual Val	Margin	Pass Limits
✓ VIHdiff.CK(AC)	1.158400000000 V	382.7%	VALUE >= 2*(VIHAC_CA_Volt-VrefCA_Volt) V
(i) VIHdiff.CK(DC)			Information Only
✓ VILdiff.CK(AC)	-1.143530000000 V	376.5%	VALUE <= 2*(VILAC_CA_Volt-VrefCA_Volt) V
(i) VILdiff.CK(DC)			Information Only
X VIX(CK)	288.117000000 mV	-70.0%	-120.000000000 mV <= VALUE <= 120.000000000 m\
√ tjit(CC) Rising Edge Measurements	28 ps	66.3%	VALUE <= 83 ps
tCK(avg) Rising Edge Measurements			Information Only
√ tjit(per) Rising Edge Measurements	-18 ps	28.6%	-42 ps <= VALUE <= 42 ps
terr(2per) Rising Edge Measurements			Information Only
iterr(3per) Rising Edge Measurements			Information Only
iterr(4per) Rising Edge Measurements			Information Only
terr(5per) Rising Edge Measurements			Information Only
iterr(6per) Rising Edge Measurements			Information Only
iterr(7per) Rising Edge Measurements			Information Only
iterr(8per) Rising Edge Measurements			Information Only
terr(9per) Rising Edge Measurements			Information Only
iterr(10per) Rising Edge Measurements			Information Only
iterr(11per) Rising Edge Measurements			Information Only
iterr(12per) Rising Edge Measurements			Information Only
terr(nper) Rising Edge Measurements			Information Only
√ tCH Average High Measurements	501.256170166 mtCK(avg)	46.9%	480.000000000 mtCK(avg) <= VALUE <= 520.000000
√ tCL Average Low Measurements	498.743829834 mtCK(avg)	46.9%	480.000000000 mtCK(avg) <= VALUE <= 520.000000
itjit(duty-high) Jitter Average High Measurements			Information Only
i tjit(duty-low) Jitter Average Low Measurements			Information Only

DRAM DQ/DQS and CA Input Signal Group: WRITE Cycle

In WRITE cycle, data signals are at the input pins of the DRAM receivers. Load DQS_Diff, DQS, DQSb, and DQO signals from the DDR4_Write directory. Load CAO and CSO signals from DDR4_CA directory.



Under the Select Tests tab, all the 19 tests related to WRITE Cycle DQ, DQS, and CA signals




When the compliance tests are completed the results will be appended to those of the 24 previous tests, as shown in the following figure:

Test Name	Actual Val	Margin	Pass Limits
itCK(avg) Rising Edge Measurements			Information Only
√ tjit(per) Rising Edge Measurements	-18 ps	28.6%	-42 ps <= VALUE <= 42 ps
i terr(2per) Rising Edge Measurements			Information Only
iterr(3per) Rising Edge Measurements			Information Only
i terr(4per) Rising Edge Measurements			Information Only
iterr(5per) Rising Edge Measurements			Information Only
i terr(6per) Rising Edge Measurements			Information Only
iterr(7per) Rising Edge Measurements			Information Only
i terr(8per) Rising Edge Measurements			Information Only
i terr(9per) Rising Edge Measurements			Information Only
i terr(10per) Rising Edge Measurements			Information Only
i terr(11per) Rising Edge Measurements			Information Only
i terr(12per) Rising Edge Measurements			Information Only
iterr(nper) Rising Edge Measurements			Information Only
√ tCH Average High Measurements	501.256170166 mtCK(avg)	46.9%	480.000000000 mtCK(avg) <= VALUE <= 520.000000000 mtCK(avg)
√ tCL Average Low Measurements	498.743829834 mtCK(avg)	46.9%	480.000000000 mtCK(avg) <= VALUE <= 520.000000000 mtCK(avg)
i tjit(duty-high) Jitter Average High Measurements			Information Only
i tjit(duty-low) Jitter Average Low Measurements			Information Only
(i) VSEH(Strobe)			Information Only
(i) VSEL(Strobe)			Information Only
(i) VSEH(Clock)			Information Only
(i) VSEL(Clock)			Information Only
✓ Overshoot amplitude (Address, Control)	565.560000000 mV	-88.5%	VALUE <= 300.000000000 mV
(I) Overshoot area (Address, Control)			Information Only
Undershoot amplitude (Address, Control)	568.710000000 mV	-89.6%	VALUE <= 300.000000000 mV
Undershoot area (Address, Control)			Information Only
√ Overshoot amplitude (Data, Strobe, Mask)	46.720000000 mV	88.3%	VALUE <= 400.000000000 mV
√ Overshoot area (Data, Strobe, Mask)	6.402305000 mV-ns	96.8%	VALUE <= 200.000000000 mV-ns
√ Undershoot amplitude (Data, Strobe, Mask)	-560.560000000 mV	275.2%	VALUE <= 320.000000000 mV
√ Undershoot area (Data, Strobe, Mask)	0.000000000000 V-ns	100.0%	VALUE <= 100.000000000 mV-ns
✓ VIHdiff.DQS(AC)	498.030000000 mV	107.5%	VALUE >= 2*(VIHAC_DQ_Volt-VrefDQ_Volt) V
i VIHdiff.DQS(DC)			Information Only
✓ VILdiff.DQS(AC)	-513.270000000 mV	113.9%	VALUE <= 2*(VILAC_DQ_Volt-VrefDQ_Volt) V
i VILdiff.DQS(DC)			Information Only
1 twpre			Information Only
1 twpst			Information Only


DRAM DQ/DQS Output Signal Group in READ Cycle

JDEC 79-4 specifies DRAM DQ/DQS output tests to be performed with 50 Ohm termination in READ cycle. For details on the READ cycle output tests, see Data Signal in READ Cycle section.



Run compliance tests on waveforms generated from "_3_Sim_DQ_READ"

Click the **Offline Setup** to load ADS simulated waveform files from data\Waveforms_DDR4_Read folder as shown in the following figure:




NOTE


In the DQS-related fields, load the delayed versions of the DQS data strobe signals. The reason for doing so is:


- a. We will perform compliance tests on the input signals to the controller receiver pins in READ cycle. These tests are considered as "WRITE cycle tests" for the controller receiver pins, while DRAM DQ/DQS pins are generating the outputs in the READ cycle.
- b. For DDR4 WRITE cycle tests, DQS and DQ signals must be center-aligned. Therefore we use the post-processing equation to delay the DQS signal by 0.5*UI, which become the DQS_Delayed signal.

Under the **Select Tests** tab, select all Electrical Tests and Timing Tests, which results in a total of total of 66 tests. Then clear all the **READ cycle tests**, which will reduce the total amount of tests to 43, as shown in the following figure:



When the compliance test is complete, the results are available under the **Results** tab, and an HTML report is available under the **HTML Report** tab.





Known Issues

- Currently, the .h5 output setup is for single simulation only. It is not possible to generate multiple .h5 files using batch or parameter sweep.
- The About DDR4 Compliance Test Bench menu option opens an additional HTML page along with the About DDR4 Compliance Test Bench dialog box. Please ignore it and close the page.