NOTICE: This document contains references to Agilent Technologies. Agilent's former Test and Measurement business has become Keysight Technologies. For more information, go to **www.keysight.com.** 



ADS 2016.01

# DDR4 Compliance Test Bench



## Notice

#### © Keysight Technologies, Inc. 1983-2016

1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States

All rights reserved.

No part of this documentation may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Keysight Technologies, Inc. as governed by United States and international copyright laws.

#### **Restricted Rights Legend**

If software is for use in the performance of a U.S. Government prime contract or subcontract, Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause.

Use, duplication or disclosure of Software is subject to Keysight Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

#### Acknowledgments

Layout Boolean Engine by Klaas Holwerda, v1.7 http://boolean.klaasholwerda.nl/bool.html

FreeType Project, Copyright (c) 1996-1999 by David Turner, Robert Wilhelm, and Werner Lemberg.

QuestAgent search engine (c) 2000-2002, JObjects.

#### Portions of the code Copyright (c) 1990-1996

The Regents of the University of California. All rights reserved. Permission is hereby granted, without written agreement and without license or royalty fees, to use, modify and distribute the Ptolemy software and its documentation for any purpose, provided that the above copyright notice and the following two paragraphs appear in all copies of the software and documentation.

In no event shall the University of California be liable to any party for direct, indirect, special, incidental, or consequential damages arising out of the use of this software and its documentation, even if the University of California has been advised of the possibility of such damage.

The University of California specifically disclaims any warranties, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The software provided hereunder is on an "as is" basis and the University of California has no obligation to provide maintenance, support, updates, enhancements, or modifications.

Portions of this product include the SystemC software licensed under Open Source terms, which are available for download at <a href="http://systemc.org/">http://systemc.org/</a>. This software is redistributed by Keysight. The Contributors of

the SystemC software provide this software "as is" and offer no warranty of any kind, express or implied, including without limitation warranties or conditions or title and non-infringement, and implied warranties or conditions merchantability and fitness for a particular purpose. Contributors shall not be liable for any damages of any kind including without limitation direct, indirect, special, incidental and consequential damages, such as lost profits. Any provisions that differ from this disclaimer are offered by Keysight only.

Motif is a trademark of the Open Software Foundation.

Netscape is a trademark of Netscape Communications Corporation.

UNIX is a registered trademark of the Open Group.

Microsoft, Windows, Windows NT, Windows 2000, and Windows Internet Explorer are registered trademarks of Microsoft Corporation in the United States and other countries.

Pentium is a registered trademark of Intel Corporation.

Acrobat, PDF, and PostScript are registered trademarks of Adobe Systems Incorporated.

FLEXIm and FLEXnet are registered trademarks of Flexera Software LLC Terms of Use for Flexera Software information can be found at http://www.flexerasoftware.com/company/about/terms.htm

Netscape Portable Runtime (NSPR), Copyright (c) 1998-2003 The Mozilla Organization. A copy of the Mozilla Public License is at http://www.mozilla.org/MPL/

FFTW, The Fastest Fourier Transform in the West, Copyright (c) 1997-1999 Massachusetts Institute of Technology. All rights reserved.

Oracle and Java are registered trademarks of Oracle and/or its affiliates. Other names may be trademarks of their respective owners.

Cadence, Allegro, Assura, Dracula, SKILL, Spectre, and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and/or other jurisdictions.

Mentor, Mentor Graphics, Board Station, Calibre, and Expedition are registered trademarks of Mentor Graphics Corporation in the United States and other countries.

SystemC is a registered trademark of Open SystemC Initiative, Inc. in the United States and other countries and is used with permission.

Gradient, HeatWave and FireBolt are trademarks of Gradient Design Automation Inc.

The following third-party libraries are used by the NlogN Momentum solver:

Metis 4.0, Copyright © 1998, Regents of the University of Minnesota", http://www.cs.umn.edu/~metis, METIS was written by George Karypis (karypis@cs.umn.edu).

Intel@ Math Kernel Library, http://www.intel.com/software/products/mkl

HSPICE is a registered trademark of Synopsys, Inc. in the United States and/or other countries.

DWG and DXF are registered trademarks of Autodesk, Inc. in the United States and/or other countries.

MATLAB is a registered trademark of The MathWorks, Inc. in the United States and/or other countries.

#### SuperLU\_MT version 2.0

SuperLU Copyright: Copyright © 2003, The Regents of the University of California, through Lawrence Berkeley National Laboratory (subject to receipt of any required approvals from U.S. Dept. of Energy). All rights reserved.

SuperLU Disclaimer: THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#### 7-zip

7-Zip Copyright: Copyright (C) 1999-2009 Igor Pavlov.

Licenses for files are:

- 1. 7z.dll: GNU LGPL + unRAR restriction.
- 2. All other files: GNU LGPL.

7-zip License: This library is free software; you can redistribute it and/or modify it under the terms of the GNU Lesser General Public License as published by the Free Software Foundation; either version 2.1 of the License, or (at your option) any later version. This library is distributed in the hope that it will be useful,but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details. You should have received a copy of the GNU Lesser General Public License along with this library; if not, write to the Free Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.

unRAR copyright: The decompression engine for RAR archives was developed using source code of unRAR program.All copyrights to original unRAR code are owned by Alexander Roshal.

unRAR License: The unRAR sources cannot be used to re-create the RAR compression algorithm, which is proprietary. Distribution of modified unRAR sources in separate form or as a part of other software is permitted, provided that it is clearly stated in the documentation and source comments that the code may not be used to develop a RAR (WinRAR) compatible archiver.

7-zip Availability: http://www.7-zip.org/

#### AMD Version 2.2

AMD Notice: The AMD code was modified. Used by permission.

AMD copyright: AMD Version 2.2, Copyright © 2007 by Timothy A. Davis, Patrick R. Amestoy, and Iain S. Duff. All Rights Reserved.

AMD License: Your use or distribution of AMD or any modified version of AMD implies that you agree to this License. This library is free software; you can redistribute it and/or modify it under the terms of the GNU Lesser General Public License as published by the Free Software Foundation; either version 2.1 of the License, or (at your option) any later version. This library is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details. You should have received a copy of the GNU Lesser General Public License along with this library; if not, write to the Free Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA Permission is hereby granted to use or copy this program under the terms of the GNU LGPL, provided that the Copyright, this License, and the Availability of the original version is retained on all copies.User documentation of any code that uses this code or any modified version of this code must cite the Copyright, this License, the Availability note, and "Used by permission." Permission to modify the code and to distribute modified code is granted, provided the Copyright, this License, and the Availability note are retained, and a notice that the code was modified is included.

AMD Availability: http://www.cise.ufl.edu/research/sparse/amd

#### UMFPACK 5.0.2

UMFPACK Notice: The UMFPACK code was modified. Used by permission.

UMFPACK Copyright: UMFPACK Copyright © 1995-2006 by Timothy A. Davis. All Rights Reserved.

UMFPACK License: Your use or distribution of UMFPACK or any modified version of UMFPACK implies that you agree to this License. This library is free software; you can redistribute it and/or modify it under the terms of the GNU Lesser General Public License as published by the Free Software Foundation; either version 2.1 of the License, or (at your option) any later version. This library is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details. You should have received a copy of the GNU Lesser General Public License along with this library; if not, write to the Free Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA Permission is hereby granted to use or copy this program under the terms of the GNU LGPL, provided that the Copyright, this License, and the Availability of the original version is retained on all copies. User documentation of any code that uses this code or any modified version of this code must cite the Copyright, this License, the Availability note, and "Used by permission." Permission to modify the code and to distribute modified code is granted, provided the Copyright, this License, and the Availability note are retained, and a notice that the code was modified is included.

UMFPACK Availability: http://www.cise.ufl.edu/research/sparse/umfpack UMFPACK (including versions 2.2.1 and earlier, in FORTRAN) is available at http://www.cise.ufl.edu/research/sparse. MA38 is available in the Harwell Subroutine Library. This version of UMFPACK includes a modified form of COLAMD Version 2.0, originally released on Jan. 31, 2000, also available at http://www.cise.ufl.edu/research/sparse. COLAMD V2. 0 is also incorporated as a built-in function in MATLAB version 6.1, by The MathWorks, Inc. http://www.mathworks.com. COLAMD V1.0 appears as a column-preordering in SuperLU (SuperLU is available at http://www.netlib.org). UMFPACK v4.0 is a built-in routine in MATLAB 6.5. UMFPACK v4.3 is a built-in routine in MATLAB 7.1.

#### Errata

The ADS product may contain references to "HP" or "HPEESOF" such as in file names and directory names. The business entity formerly known as "HP EEsof" is now part of Keysight Technologies and is known as "Keysight EEsof". To avoid broken functionality and to maintain backward compatibility for our customers, we did not change all the names and labels that contain "HP" or "HPEESOF" references.

#### Qt Version 4.8.4

Qt Notice: The Qt code was modified. Used by permission.

Qt Version 4.8.4, Copyright (C) 2014 Digia Plc and/or its subsidiary(-ies). All Rights Reserved. Contact: http://www.qt-project.org/legal

Qt License: http://qt-project.org/doc/qt-4.8/lgpl.html. Your use or distribution of Qt or any modified version of Qt implies that you agree to this License. This library is free software; you can redistribute it and/or modify it under the terms of the GNU Lesser General Public License as published by the Free Software Foundation; either version 2.1 of the License, or (at your option) any later version. This library is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details. You should have received a copy of the GNU Lesser General Public License along with this library; if not, write to the Free Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA Permission is hereby granted to use or copy this program under the terms of the GNU LGPL, provided that the Copyright, this License, and the Availability of the original version is retained on all copies. User documentation of any code that uses this code or any modified version of this code must cite the Copyright, this License, the Availability note, and "Used by permission." Permission to modify the code and to distribute modified code is granted, provided the Copyright, this License, and the Availability note are retained, and a notice that the code was modified is included.

Qt Availability: http://www.qtsoftware.com/downloads

Patches Applied to Qt can be found in the installation at: \$HPEESOF\_DIR/prod/licenses/thirdparty/qt /patches.

You may also contact Brian Buchanan at Keysight Inc. at brian\_buchanan@keysight.com for more information.

The HiSIM\_HV source code, and all copyrights, trade secrets or other intellectual property rights in and to the source code, is owned by Hiroshima University and/or STARC.

#### HDF5

HDF5 Notice: The HDF5 code was modified. Used by permission.

HDF5 Copyright: Copyright 2006-2013 by The HDF Group.

HDF5 License:

Copyright Notice and License Terms for HDF5 (Hierarchical Data Format 5) Software Library and Utilities

\_\_\_\_\_

HDF5 (Hierarchical Data Format 5) Software Library and Utilities

Copyright 2006-2013 by The HDF Group.

NCSA HDF5 (Hierarchical Data Format 5) Software Library and Utilities

Copyright 1998-2006 by the Board of Trustees of the University of Illinois.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted for any purpose (including commercial purposes) provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions, and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions, and the following disclaimer in the documentation and/or materials provided with the distribution.
- 3. In addition, redistributions of modified forms of the source or binary code must carry prominent notices stating that the original code was changed and the date of the change.
- 4. All publications or advertising materials mentioning features or use of this software are asked, but not required, to acknowledge that it was developed by The HDF Group and by the National Center for Supercomputing Applications at the University of Illinois at Urbana-Champaign and credit the contributors.
- 5. Neither the name of The HDF Group, the name of the University, nor the name of any Contributor may be used to endorse or promote products derived from this software without specific prior written permission from The HDF Group, the University, or the Contributor, respectively.

#### libpng

libpng Copyright: libpng versions 1.2.6, August 15, 2004, through 1.6.3, July 18, 2013, are Copyright (c) 2004, 2006-2013.

libpng License: This copy of the libpng notices is provided for your convenience. In case of any discrepancy between this copy and the notices in the file png.h that is included in the libpng distribution, the latter shall prevail.

COPYRIGHT NOTICE, DISCLAIMER, and LICENSE:

If you modify libpng you may insert additional notices immediately following this sentence.

This code is released under the libpng license.

libpng versions 1.2.6, August 15, 2004, through 1.6.3, July 18, 2013, are Copyright (c) 2004, 2006-2013 Glenn Randers-Pehrson, and are distributed according to the same disclaimer and license as libpng-1.2.5 with the following individual added to the list of Contributing Authors, Cosmin Truta

libpng versions 1.0.7, July 1, 2000, through 1.2.5 - October 3, 2002, are Copyright (c) 2000-2002 Glenn Randers-Pehrson, and are distributed according to the same disclaimer and license as libpng-1.0.6 with the following individuals added to the list of Contributing Authors

Simon-Pierre Cadieux, Eric S. Raymond, Gilles Vollant and with the following additions to the disclaimer: There is no warranty against interference with your enjoyment of the library or against infringement. There is no warranty that our efforts or the library will fulfill any of your particular purposes or needs. This library is provided with all faults, and the entire risk of satisfactory quality, performance, accuracy, and effort is with the user. libpng versions 0.97, January 1998, through 1.0.6, March 20, 2000, are Copyright (c) 1998, 1999 Glenn Randers-Pehrson, and are distributed according to the same disclaimer and license as libpng-0.96, with the following individuals added to the list of Contributing Authors: Tom Lane, Glenn Randers-Pehrson, Willem van Schaik

libpng versions 0.89, June 1996, through 0.96, May 1997, are Copyright (c) 1996, 1997 Andreas Dilger Distributed according to the same disclaimer and license as libpng-0.88, with the following individuals added to the list of Contributing Authors: John Bowler, Kevin Bracey, Sam Bushell, Magnus Holmgren, Greg Roelofs, Tom Tanner

libpng versions 0.5, May 1995, through 0.88, January 1996, are Copyright (c) 1995, 1996 Guy Eric Schalnat, Group 42, Inc.

For the purposes of this copyright and license, "Contributing Authors" is defined as the following set of individuals: Andreas Dilger, Dave Martindale, Guy Eric Schalnat, Paul Schmidt, Tim Wegner

The PNG Reference Library is supplied "AS IS". The Contributing Authors and Group 42, Inc. disclaim all warranties, expressed or implied, including, without limitation, the warranties of merchantability and of fitness for any purpose. The Contributing Authors and Group 42, Inc. assume no liability for direct, indirect, incidental, special, exemplary, or consequential damages, which may result from the use of the PNG Reference Library, even if advised of the possibility of such damage.

Permission is hereby granted to use, copy, modify, and distribute this source code, or portions hereof, for any purpose, without fee, subject to the following restrictions:

- 1. The origin of this source code must not be misrepresented.
- 2. Altered versions must be plainly marked as such and must not be misrepresented as being the original source.
- 3. This Copyright notice may not be removed or altered from any source or altered source distribution.

The Contributing Authors and Group 42, Inc. specifically permit, without fee, and encourage the use of this source code as a component to supporting the PNG file format in commercial products. If you use this source code in a product, acknowledgment is not required but would be appreciated.

#### OpenSSL

The OpenSSL toolkit stays under a dual license, i.e. both the conditions of the OpenSSL License and the original SSLeay license apply to the toolkit. See below for the actual license texts. Actually both licenses are BSD-style Open Source licenses. In case of any license issues related to OpenSSL please contact openssl-core@openssl.org.

## OpenSSL License

\_\_\_\_\_

Copyright (c) 1998-2011 The OpenSSL Project. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

- 3. All advertising materials mentioning features or use of this software must display the following acknowledgment: "This product includes software developed by the OpenSSL Project for use in the OpenSSL Toolkit. (http://www.openssl.org/)"
- 4. The names "OpenSSL Toolkit" and "OpenSSL Project" must not be used to endorse or promote products derived from this software without prior written permission. For written permission, please contact openssl-core@openssl.org.
- 5. Products derived from this software may not be called "OpenSSL" nor may "OpenSSL" appear in their names without prior written permission of the OpenSSL Project.
- 6. Redistributions of any form whatsoever must retain the following acknowledgment: "This product includes software developed by the OpenSSL Project for use in the OpenSSL Toolkit (http://www.openssl.org/)"

THIS SOFTWARE IS PROVIDED BY THE OpenSSL PROJECT "AS IS" AND ANY EXPRESSED OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE OpenSSL PROJECT OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

\_\_\_\_\_

This product includes cryptographic software written by Eric Young (eay@cryptsoft.com). This product includes software written by Tim Hudson (tjh@cryptsoft.com).

#### **Original SSLeay License**

------Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com) All rights reserved.

This package is an SSL implementation written by Eric Young (eay@cryptsoft.com).

The implementation was written so as to conform with Netscapes SSL. This library is free for commercial and non-commercial use as long as the following conditions are aheared to. The following conditions apply to all code found in this distribution, be it the RC4, RSA, lhash, DES, etc., code; not just the SSL code. The SSL documentation included with this distribution is covered by the same copyright terms except that the holder is Tim Hudson (tjh@cryptsoft.com).

Copyright remains Eric Young's, and as such any Copyright notices in the code are not to be removed. If this package is used in a product, Eric Young should be given attribution as the author of the parts of the library used. This can be in the form of a textual message at program startup or in documentation (online or textual) provided with the package.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

- 3. All advertising materials mentioning features or use of this software must display the following acknowledgement: "This product includes cryptographic software written by Eric Young ( eay@cryptsoft.com)" The word 'cryptographic' can be left out if the rouines from the library being used are not cryptographic related.
- 4. If you include any Windows specific code (or a derivative thereof) from the apps directory (application code) you must include an acknowledgement: "This product includes software written by Tim Hudson ( tjh@cryptsoft.com)"

THIS SOFTWARE IS PROVIDED BY ERIC YOUNG "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The licence and distribution terms for any publically available version or derivative of this code cannot be changed. i.e. this code cannot simply be copied and put under another distribution license \[including the GNU Public Licence.]

Growl GNTP support: [The "BSD licence"] Copyright (c) 2009-2010 Yasuhiro Matsumoto All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#### Cuda

Cuda Redistributable Software - 1.8. Attachment A

-----

In connection with Section 1.2.1.1 of this Agreement, the following files may be redistributed with software applications developed by Licensee, including certain variations of these files that have version number or architecture specific information embedded in the file name - as an example only, for release version 6.0 of the 64-bit Windows software, the file cudart64\_60.dll is redistributable.

Component : CUDA Runtime Windows : cudart.dll, cudart\_static.lib MacOS : libcudart.dylib, libcudart\_static.a Linux : libcudart.so, libcudart\_static.a Android : libcudart.so, libcudart\_static.a

Component : CUDA FFT Library Windows : cufft.dll MacOS : libcufft.dylib Linux : libcufft.so Android : libcufft.so

Component : CUDA BLAS Library Windows : cublas.dll MacOS : libcublas.dylib Linux : libcublas.so Android : libcublas.so

Component : CUDA Sparse Matrix Library Windows : cusparse.dll MacOs : libcusparse.dylib Linux : libcusparse.so Android : libcusparse.so

Component : CUDA Random Number Generation Library Windows : curand.dll MacOs : libcurand.dylib Linux : libcurand.so Android : libcurand.so

Component : NVIDIA Performance Primitives Library Windows : nppc.dll, nppi.dll, npps.dll MacOs : libnppc.dylib, libnppi.dylib, libnpps.dylib Linux : libnppc.so, libnppi.so, libnpps.so Android : libnppc.so, libnppi.so, libnpps.so

Component : NVIDIA Optimizing Compiler Library Windows : nvvm.dll MacOs : libnvvm.dylib Linux : libnvvm.so

Component : NVIDIA Common Device Math Functions Library Windows : libdevice.compute\_20.bc, libdevice.compute\_30.bc, libdevice.compute\_35.bc MacOs : libdevice.compute\_20.bc, libdevice.compute\_30.bc, libdevice.compute\_35.bc Linux : libdevice.compute\_20.bc, libdevice.compute\_30.bc, libdevice.compute\_35.bc Component : CUDA Occupancy Calculation Header Library All : cuda\_occupancy.h

Read more at: http://docs.nvidia.com/cuda/eula/index.html#ixzz30CrknWfU

**Warranty** The material contained in this document is provided "as is", and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Keysight disclaims all warranties, either express or implied, with regard to this documentation and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Keysight shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Keysight and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

# Table of Contents

DDR4 Compliance Test Bench 1	5
Installing DDR4 Compliance Test Bench 1	6
Installing DDR4 Compliance Test Bench	16
DDR4 Prerequisites 1	16
Install Instructions	16
Introduction to DDR4 Signals 1	8
Introduction to DDR4 Signals 1	18
Setting up DDR4 Compliance Test Bench Simulations	9
Setting up DDR4 Compliance Test Bench Simulations 1	19
Command and Address (CA) Bus Simulation Setup (_1_Sim_CA)	19
WRITE cycle data bus simulation setup (_2_Sim_DQ_WRITE)	23
READ cycle data bus simulation setup (_3_Sim_DQ_READ)       2	26
DQ Eye Simulation (_4_Sim_DQ_Eye) 2	29
Running Compliance Tests on Simulated Signals       3         Clock Signal Group       3         DRAM DQ/DQS and CA Input Signal Group: WRITE Cycle       3         DRAM DQ/DQS Output Signal Group in READ Cycle       3	<b>30</b> 31 33 34
Setting up Basic DDR4 Signal Simulation for Compliance Tests	38
Setting up Basic DDR4 Signal Simulation for Compliance Tests	38
Clock Signal	39
Command and Address (CA) Signal	40
Control Signal	41
Data Signal in READ Cycle	41

Data Signal in WRITE Cycle	42
Transient Simulation Control Parameters	43
Save Signals to .h5 files for Running Compliance Tests	44
Running DDR4 Compliance Tests	45

Troubleshooting Invalid WRITE Bursts Error in DDR4	53
Troubleshooting Invalid Write Bursts Error in DDR4	53
Solution	53

# **DDR4 Compliance Test Bench**

This section describes the following topics:

- Installing DDR4 Compliance Test Bench
- Introduction to DDR4 Signals
- Setting up Basic DDR4 Signal Simulation for Compliance Tests
- Setting up DDR4 Compliance Test Bench Simulations
- Troubleshooting Invalid WRITE Bursts Error in DDR4

# Installing DDR4 Compliance Test Bench

## Installing DDR4 Compliance Test Bench

This section provides information about the prerequisites and steps for installing DDR4 Compliance Test Bench (CTB).

## **DDR4** Prerequisites

- The ADS 2015.01 DDR4 Compliance Test Bench is installed with ADS 2015.01.
- Licenses for ADS Core and the ADS Transient Convolution Element or a bundle (such as the W2210BP/BT) that contains these two are required.
- W2351EP/ET DDR4 Compliance Test Bench license is required.

Additionally, the following oscilloscope software must be downloaded and licensed separately. However, no actual oscilloscope is required: the software runs on an ordinary Windows PC in offline/remote mode:

- N8900A-001 Infiniium Offline, Transportable License
- N8900A-002 DSA Package (EZJIT Plus and SDA), Transportable License
- N6462A-1TP DDR4 Compliance Software, Transportable License

Before using the DDR4 Compliance Test Bench, ensure that the following softwares are installed:

- Infiniium Offline
- DDR4 Compliance App

After installing the DDR4 Compliance App, launch the Infiniium Offline software to ensure the DDR4 Test App is available under **Analyze > Automated Test Apps**.

File Control Setup Display Trigger Measure Math	Analyze Utilities Demos Help	🔆 Agilent
	Histogram Mask Test	T 0.0
∃ <mark>108 mV/ 0.0 V + म</mark>	Automated Test Apps	U7231B DDR3 Test App
e Meas	Measurement Analysis (EZJIT) Jitter/Noise (EZJIT Complete) Serial Data Equalization	N6462A DDR4 Test App

#### Install Instructions

To install DDR4:

1. Launch ADS 2015.01 and open a Schematic view.

NOTE

The DDR4 Advanced Compliance Test Bench is available under the DesignGuide menu.

2. Download the Infiniium Offline Oscilloscope Analysis Software from the Keysight website and follow the onscreen installation instructions.

NOTE

Close all the applications on your PC before installing the software.

- 3. Restart your PC to complete the installation.
- Download the DDR4 Compliance Test Application Software from the Keysight website and follow the on-screen installation instructions. http://www.keysight.com/main/software.jspx?cc=IN&lc=eng&ckey=2229434&nid=-34333.1094284&id=2229434
- 5. Restart your PC after completing the installation.

# Introduction to DDR4 Signals

## Introduction to DDR4 Signals

There are 4 groups of signals in a typical DDR4 memory system:

- Data group: DQS[7:0], DQSb[7:0], DQ[63:0]
- Command and Address (CA) group: BA[2:0] (3 bits for 8 banks), A[15:0], command input including RAS#, CAS#, WE#
- Control group: Chip Select CS[3:0] (4 bits for 16 chips), Clock Enable CKE[3:0] (4 bits for 16 clocks pairs, ODT[3:0]
- Clock group: CLK[3:0] and CLKb[3:0]



Following is a block diagram of a memory controller.



# Setting up DDR4 Compliance Test Bench Simulations

## Setting up DDR4 Compliance Test Bench Simulations

This section describes the simulation setups of the following:

- Command and Address Bus Simulation Setup
- WRITE cycle data bus simulation setup
- READ cycle data bus simulation setup
- DQ Eye Simulation

## Command and Address (CA) Bus Simulation Setup (\_1\_Sim\_CA)

In \_1\_Sim\_CA, the following CA Bus topology simulation has been setup.

5 CAD	Partin Cold	CLIN CLIM	CAD	
E. CA1	Terth Set + Set est		CA1	
1 . CA2	MIN 542 52 542 44		CA2	
8. CA3	Terri dala ant	0.01	CA3	
2 CLK	max E axe		CLK	ax
8 CA4	MILEN CURLIN		CLKb	0.01 B
CA5	ann stal . E sec an		CA4	5 A A
5 CA6	anga S aire	0.045.0	CA5	
CS0		0.046.2	CA6	E .
			CS0	

It is a simplified CA bus topology, with 6 singled-ended CA signals (CA0~CA5), 1 single-ended control signal (CS0 for Chip Select), and 1 differential clock signal (+/-, CLK/CLKb).

The block on the left side is a pattern generator:

- CA0~CA5 are generating pseudo-random bit patterns at a rate equal to the data rate. The reason for this bit rate is that column and row address signals are multiplexed to the same address line. As a result, the address bus is running the same bit rate as that on the data bus.
- 2. CLK\_0101 is generating a repetitive 0101 bit pattern at the same rate as CA0~CA5
- 3. CS0 is generating a pseudo-random bit pattern at a  $\frac{1}{2}$  the rate of CA0~CA5.

The CA\_Driver and CA\_Receiver blocks contain I/O buffer models referencing the same IBIS file. In practice, you should get at least 2 IBIS files, one from your DRAM vendor (e.g., Micron) for the DRAM I/O, and another one from your processor vendor (e.g., Intel) for the controller I/O. This example uses only one IBIS file from Micron for the DRAM I/O. It uses a DRAM DQ pin driver model, as if it were the controller CA pin driver, to drive the CA bus. Following screenshot shows how the CA Pin driver and receiver models are set up using alias names:

CA and	CLK	Driver	Pin
--------	-----	--------	-----

	PU	IBIS_IO	<b>Use Aliases</b>		Use Alases	
	T PC		IbisFile Alias	DRAM_IBIS_File	IbisFile Alias	DRAM_IBIS_File
	GC		ComponentName Alias	DRAM_Component	ComponentName Alias	DRAM_Component
-	E		PinName Alias	DRAM_TX_DQ_Pin	PinName Alias	DRAM_TX_DQS_Pin
	PD	▶ → ♦	ModelName Alias	DRAM_TX_DQ_Model	ModelName Alias	DRAM_TX_DQS_Model
		DigÓ	InvPinName Alias		InvPinName Alias	DRAM_TX_DQSb_Pin

#### CA Receiver Pin

#### 🔽 Use Aliases



ibisFile Alias	DRAM_IBIS_File
ComponentName Alias	DRAM_Component
PinName Alias	DRAM_CA_Pin
ModelName Alias	DRAM_CA_Model
(nvPinName Alias	

#### **CS0** Receiver Pin

🔽 Use Aliases

IBIS_I	IbisFile Alias	DRAM_IBIS_File
IBIS17	ComponentName Alias	DRAM_Component
GC	PinName Alias	DRAM_CS_Pin
	ModelName Alias	DRAM_CS_Model
🖌 🛓 DigŎ	InvPinName Alias	

CLK/CLKb Receiver Pin



There is a wide range of CA bus/channel topologies connecting the controller and the memory devices:

- 1. A system can have 1~4 memory channels
- 2. Each channel can have 1~4 DIMM (dual in-line memory module) slots
- 3. Each DIMM can have 1~2 ranks of memory
- 4. Each rank can have 1~8 DRAM packaged devices
- 5. Each DRAM device package can have 1~4 memory dies
- 6. Each die can have 4~8 banks of memory
- 7. Each die can be X4~X16 in width.

Two CA bus topology examples are available in the folder named "PCB, DIMM and Package Models" as shown in the following figure.



DDR4 uses a "fly-by" topology for distributing Command and Address, Clock and Command Signals. Following is an illustration of the "fly-by" topology, as compared to the "tree" topology (also known as "symmetrical T-branch topology") used in DDR2 or earlier designs:



In this example, we have run 300-bit simulation for the CA bus, and generated CA Eye diagrams. The waveforms for CA0~CA5, CS0 and CLK/CLKb signals are saved in the data directory of your current workspace, which will be used later for compliance tests.



## WRITE cycle data bus simulation setup (\_2\_Sim\_DQ\_WRITE)

In \_2\_Sim\_DQ\_WRITE, the following WRITE cycle data bus simulation has been setup.



The data (DQ/DQS) bus has different characteristics compared to the command address (CA) bus:

- DQ bus is bi-directional to handle data traffic in "controller-write-to-DRAM" and "controller-read-from-DRAM" cycles.
- DQ bus runs in burst mode. Data strobe (DQS) also runs in burst mode. DQ and DQS bursts are edge-aligned in READ cycle, and center-aligned in WRITE cycle.
- DQ bus is using a point-to-point topology, not a fly-by topology used for CA bus.

The block on the left side is a DQ/DQS pattern generator for a byte-lane:

- 1. DQ0~DQ7 are generating pseudo-random bit patterns at a rate set by the SpeedGrade parameter. The Delay parameter on DQ0~DQ7 is set to be 0.
- 2. CLK is generating a repetitive 0101 clock pattern at the same rate as DQ0~DQ7, resulting in a clock frequency equal to ½ of the data rate.
- 3. DQS is generating a repetitive 0101 bit pattern at the same rate as DQ0~DQ7. The Delay parameter on DQs is set to be 0.5\*UI, which will make the DQS pattern center-aligned with the DQ pattern.

PRBS DO3 Mode=User Defined FSR Patt DQ3 BitRate=DQ BitRate Sim Num Delay=0 Mode=Explicit Bit Sequence BitRate=DQ BitRate Sim D Delay=0.5\*U

- 4. DQS pattern has preamble and post-amble bits on it.
- 5. EnableDQ and EnableDQS pulses are used to control the on/off states of DQS/DQS bursts. BL (Burst Length) parameter is set to 16 to simulate 2 consecutive 8-bit bursts.

The DQ\_DQS\_Driver and DQ\_DQS\_Receiver blocks contain I/O buffer models referencing the same IBIS file. In practice, you should get at least 2 IBIS files, one from your DRAM vendor (e.g., Micron) for the DRAM I/O, and another one from your processor vendor (e.g., Intel) for the controller I/O. This example uses only one IBIS file from Micron for the DRAM I /O. It uses a DRAM DQ pin driver model, as if it were the controller DQ pin driver, to drive the DQ bus. Following screenshot shows how the DQ Pin driver and receiver models are set up using alias names.

#### DQ and DQS Driver Pins

	the state		Use Aliases		Vse Aliases	
_		SIS_IU				
		SIS3	IbisFile Alias	DRAM_IBIS_File	IbisFile Alias	DRAM_IBIS_File
	PC	<u>10</u>	ComponentName Alias	DRAM_Component	ComponentName Alias	DRAM_Component
	E		PinName Alias	DRAM_TX_DQ_Pin	PinName Alias	DRAM_TX_DQS_Pin
	PD	≻⊕	ModelName Alias	DRAM_TX_DQ_Model	ModelName Alias	DRAM_TX_DQS_Model
	<b>•</b> • (	DigO	InvPinName Alias		InvPinName Alias	DRAM_TX_DQSb_Pin

DQ and DQS Receiver Pins



Two DQ bus topology examples are available in the folder named "PCB, DIMM and Package Models" as shown below. One is a 24-port S-parameter file. The other one is a sub-circuit built from multi-layer transmission line models.



In this example, we have run 500-bit simulation for the DQ bus to check the validity of the DQ/DQS signals, for example, check if DQ0 and DQS are center-aligned. The waveforms for DQ0~DQ7, DQS/DQSb and CLK/CLKb signals are saved in the data directory of your current workspace, which will be used later for compliance tests.



## READ cycle data bus simulation setup (\_3\_Sim\_DQ\_READ)

In \_3\_Sim\_DQ\_READ, the following READ cycle data bus simulation has been set up.

- The block on the right-hand side is a data pattern generator on the DRAM side, generating PRBS pattern at a rate specified by SpeedGrade parameter.
- Next to the DRAM pattern generator is the DQ/DQS pin drivers on the DRAM side, referencing an IBIS model from Micron. The output signals from DRAM driver output pins are labeled as DQ0\_out~DQ7\_out, DQS\_out/DQSb\_out.

 The DRAM output signals leave the IO pads, go through "package->DIMM PCB->DIMM connector->Motherboard PCB lines and vias->CPU package", and finally arrive at the controller I/O pads. The input pins to the controller receivers are labeled as DQ0~DQ7, DQS/DQSb.



#### NOTE

In this simulation setup, the clock signal labeled as CLK\_out/CLKb\_out is sent from the controller (the block on the left-hand side) to the DRAM (the block on the right-hand side). The clock signal labeled as "CLK\_in/CLKb\_in" is the signal at the input pin to DRAM clock receiver. The DRAM clock signal is used to as an "external trigger" to the DRAM DQ/DQS pattern generators.

Unlike the WRITE cycle where DQS and DQ signals are center-aligned, the READ cycle DQS and DQ signals are edgealigned. This edge-alignment is realized by setting the Delay parameter on the DQ/DQS pulse generators to 0, as shown in the following figure.



In this example, we have run 500-bit simulation for the DQ bus to check the validity of the DQ/DQS signals, for example, check if DQ0 and DQS are edge-aligned in READ cycle. The waveforms for DQ0~DQ7, DQS/DQSb and CLK/CLKb signals are saved in the data directory of your current workspace, which will be used later for compliance tests.



There are 3 additional .h5 files saved in the DDR4\_Read folder: DQS\_Delayed, DQSb\_Delayed and DQS\_Diff\_Delayed. These are the DQS, DQSb and DQS\_Diff waveforms with a 0.5\*UI time delay. These 3 additional waveforms are generated using the following post-processing equations:

Meas	·	•	•		·		•	·	·
Signal_PostProcessing	•	÷	•	·	·	•	·	•	•
Delay=0.5 * UI	•	•			·	•	÷	•	÷
time_Axis=indep(DQS)		•						•	
DQS_Diff=DQS-DQSb.									
DQSb_Delayed=vs(DQS	b, D	ela	y+t	ime	_A:	xis)			
DQS Delayed=vs(DQS, Delay+time Axis)									
DQS_Diff_Delayed=vs(D	DQS Diff Delayed=vs(DQS-DQSb, Delay+time Axis)								

DQS\_Diff is edge-aligned with DQ0~DQ7 in READ cycle. By off-setting DQS\_Diff with 0.5\*UI, the DQS\_Diff\_Delayed signal will be center-aligned with DQ0~DQ7 waveforms at the controller receiver pins. The intent is to use these waveforms to perform compliance tests at the input pins to the controller receivers.

## DQ Eye Simulation (\_4\_Sim\_DQ\_Eye)

- 1. Open \_4\_Sim\_DQ\_Eye schematic.
- 2. Place single-ended eye probes on DQ0~DQ7 signals, and place a differential eye probe on DQS/DQSb signals.
- 3. Click the **Simulate** icon to run the simulation.

The graphs in the data display windows show DQ eye and DQS eye, and the listing tables show eye measurement values such as eye width and eye height.



#### NOTE

These eye diagrams are generated from a transient simulation of ~500 bits, which are not sufficient for any meaningful BER contour measurements. These eye diagrams are for visual inspection and qualitative measurements only. To get meaningful BER contour or margin measurements, it is recommended to use the DDR Bus simulator.

## Running Compliance Tests on Simulated Signals

We have generated .h5 waveform files for command address (CA), data signals (DQ and DQS), and clock signals (CLK), all stored in .data\waveforms folder.

To perform compliance on these signals, follow these steps:

- 1. Launch Infiniium Offline.
- 2. Select Analyze > Automated Test Apps> N6462A/N6462B DDR4 Test App.

File Control Setup Display Trigger Measure Math	Analyze Utilities Demos Help	🔆 Agilent
	Histogram Mask Test	T 0.0
∃ <mark>108 mV/ 0.0 V + </mark> ₽	Automated Test Apps	U7231B DDR3 Test App
e Meas Vertical Meas	Measurement Analysis (EZJIT) Jitter/Noise (EZJIT Complete) Serial Data Equalization	N6462A DDR4 Test App

The DDR4 Test window is displayed.

3. Select Speed Grade as DDR4-2400 under the Set Up tab.



Click Offline Setup to load ADS simulated waveform files from the directory data/Waveforms\_DDR4\_Write.
 Instead of performing all the compliance tests at once, use the incremental approach (one signal group at a time).

## Clock Signal Group

1. Load CLK, CLKb, and CLK\_Diff signals from DDR4\_Write directory as shown in the following figure.

Enable Offline Processing			Done
Source Waveform File (*.wfn	n/*.h5)	<u>1603</u>	
Clock :	1_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Write\CLK_Diff.h5	1	Browse
DQS Differential :		×	Browse
Data (DQ)/Data Mask (DM) :		×	Browse
Chip Select (CS) :		x	Browse
CA/Command/Address :		x	Browse
DQS Plus:		×	Browse
DQS Minus :		×	Browse
CLK Plus :	ult14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Wrte\CLK.h5	-	Browse
CLK Minus :	#14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Write\CLKb.h5	1	Browse

2. Click the Select Tests tab.

3. Select the 24 tests related to clock signals as shown



4. After running the tests, the test results are available under the **Results** tab.

Test Name	Actual Val	Margin	Pass Limits
√ VIHdiff.CK(AC)	1.15840000000 V	382.7%	VALUE >= 2*(VIHAC_CA_Volt-VrefCA_Volt) V
VIHdiff.CK(DC)			Information Only
√ VILdiff.CK(AC)	-1.143530000000 V	376.5%	VALUE <= 2*(VILAC_CA_Volt-VrefCA_Volt) V
UILdiff.CK(DC)			Information Only
X VIX(CK)	288.117000000 mV	-70.0%	-120.00000000 mV <= VALUE <= 120.00000000 mV
✓ tjit(CC) Rising Edge Measurements	28 ps	66.3%	VALUE <= 83 ps
tCK(avg) Rising Edge Measurements			Information Only
✓ tjit(per) Rising Edge Measurements	-18 ps	28.6%	-42 ps <= VALUE <= 42 ps
<ol> <li>terr(2per) Rising Edge Measurements</li> </ol>			Information Only
<ol> <li>terr(3per) Rising Edge Measurements</li> </ol>			Information Only
terr(4per) Rising Edge Measurements			Information Only
<ol> <li>terr(5per) Rising Edge Measurements</li> </ol>			Information Only
terr(6per) Rising Edge Measurements			Information Only
<ol> <li>terr(7per) Rising Edge Measurements</li> </ol>			Information Only
terr(8per) Rising Edge Measurements			Information Only
<ol> <li>terr(9per) Rising Edge Measurements</li> </ol>			Information Only
<ol> <li>terr(10per) Rising Edge Measurements</li> </ol>			Information Only
terr(11per) Rising Edge Measurements			Information Only
<ol> <li>terr(12per) Rising Edge Measurements</li> </ol>			Information Only
terr(nper) Rising Edge Measurements			Information Only
✓ tCH Average High Measurements	501.256170166 mtCK(avg)	46.9%	480.00000000 mtCK(avg) <= VALUE <= 520.000000
✓ tCL Average Low Measurements	498.743829834 mtCK(avg)	46.9%	480.00000000 mtCK(avg) <= VALUE <= 520.000000
i tjit(duty-high) Jitter Average High Measurements			Information Only
i tjit(duty-low) Jitter Average Low Measurements			Information Only

## DRAM DQ/DQS and CA Input Signal Group: WRITE Cycle

In WRITE cycle, data signals are at the input pins of the DRAM receivers. Load DQS\_Diff, DQS, DQSb, and DQ0 signals from the DDR4\_Write directory. Load CA0 and CS0 signals from DDR4\_CA directory.

✓ Enable Offline Processing			Done
Source Waveform File (*.wf	m /*.h5)		
Clock :	efault\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_Write\CLK_Diff.h5	$\checkmark$	Browse
DQS Differential :	sfault\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_Write\DQS.h5	∢	Browse
Data (DQ)/Data Mask (DM)	s\Default\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_Write\DQ0.h5	∢	Browse
Chip Select (CS) :	$\label{eq:linear} \hline \texttt{sers} \\ Default \\ DDR4 \\ Compliance \\ Test \\ \underline{\texttt{Bench}} \\ wrk \\ \\ data \\ waveforms \\ DDR4 \\ CA \\ CS0 \\ h5 \\ \hline \texttt{sers} \\ becompliance \\ DDR4 \\ CA \\ CS0 \\ h5 \\ \hline \texttt{sers} \\ becompliance \\ becomp$	∢	Browse
CA/Command/Address :	sers\Default\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_CA\CA0.h5	∢	Browse
DQS Plus:	s\Default\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_Write\DQS.h5	∢	Browse
DQS Minus :	\Default\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_Write\DQSb.h5	1	Browse
CLK Plus :	rs\Default\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_Write\CLKh5	∢	Browse
CLK Minus :	>\Default\DDR4_Compliance_Test_Bench_wrk\data\waveforms\DDR4_Write\CLKb.h5	•	Browse

Under the Select Tests tab, select all the 19 tests related to WRITE Cycle DQ, DQS, and CA signals.



When the compliance tests are completed, the results will be appended to the 24 tests run earlier.

## DRAM DQ/DQS Output Signal Group in READ Cycle

JDEC 79-4 specifies DRAM DQ/DQS output tests to be performed with 50 Ohm termination in READ cycle. For details on the READ cycle output tests, see Data Signal in READ Cycle section.

Run compliance tests on waveforms generated from "\_3\_Sim\_DQ\_READ". Click **Offline Setup** to load ADS simulated waveform files from data\Waveforms\_DDR4\_Read folder as shown in the following figure.

Enable Offline Proces	sing	Done
Source Waveform File (	.wfm / *.h5)	1
Clock :	l_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Read\CLK_Dff.h5 🗸	Browse
DQS Differential :	4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Read\DQS_Diff_Delayed.h5	Browse
Data (DQ)/Data Mask (D	DM) : [ult14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Read\DQ0.h5	Browse
Chip Select (CS) :	sfault14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_CA\CS0.h5	Browse
CA/Command/Address :	sfault 14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_CA\CA0.h5 🗸	Browse
DQS Plus:	DDR4_Compliance_Test_Bench_wrk\dataj\Waveforms_DDR4_Read\DQS_Delayed.h5 🗸	Browse
DQS Minus :	IDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Read\DQSb_Delayed.h5 🧹	Browse
CLK Plus :	ult14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Read\CLKh5 🖌	Browse
CLK Minus :	It14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_Read\CLKb.h5	Browse

#### NOTE

In the DQS-related fields, load the delayed versions of the DQS data strobe signals. The reason for doing so is:

- Perform compliance tests on the input signals to the controller receiver pins in READ cycle. These
  tests are considered as "WRITE cycle tests" for the controller receiver pins, while DRAM DQ/DQS
  pins are generating the outputs in the READ cycle.
- For DDR4 WRITE cycle tests, DQS and DQ signals must be center-aligned. Therefore we use the post-processing equation to delay the DQS signal by 0.5\*UI, which become the DQS\_Delayed signal.

Under the **Select Tests** tab, select all the Electrical Tests and Timing Tests, which results in a total of total of 66 tests. Then clear all the **READ cycle tests**, which will reduce the total amount of tests to 43, as shown in the following figure.

Task Flow _	Set Up Select Tests Configure Connect Run Tests Automation Results Html Repo
Set Up	All DDR4 Tests     BC Electrical Tests
$\downarrow$	Single-Ended Signals      G     WRITE cycle tests      H     C     READ cycle tests
Select Tests	Overshoot/Undershoot (Address, Control)
	Overshoot/Undershoot (Data, Strobe, Mask)
V.	□ □ ○ Differential Signals
Configure	W ○ WRITE cycle tests
V	WRITE cyde tests
	⊕ □ ○ READ cycle tests
Connect	
$\downarrow$	
Run Tests	(Click a test's name to see description)
	Limit Set: DDR4-2400 Test Limit

When the compliance test is complete, the results are available under the  $\mathbf{Results}$  tab, and an HTML report is available

#### under the HTML Report tab.

tUp	Test Name	Actual Val	Margin	Pass Limits
	()VSEH(Strobe)			Information Only
	UVSEL(Strobe)			Information Only
¥ I	USEH(Clock)			Information Only
t Tests	(i) VSEL(Clock)			Information Only
The second	X Overshoot amplitude (Address, Control)	565.56000000 mV	-88.5%	VALUE <= 300.00000000 mV
	Overshoot area (Address, Control)			Information Only
	X Undershoot amplitude (Address, Control)	568.71000000 mV	-89.6%	VALUE <= 300.00000000 mV
ure	Undershoot area (Address, Control)			Information Only
STATE OF	✓ Overshoot amplitude (Data, Strobe, Mask)	44.44000000 mV	88.9%	VALUE <= 400.0000000 mV
	✓ Overshoot area (Data, Strobe, Mask)	5.651503000 mV-ns	97.2%	VALUE <= 200.00000000 mV-ns
	✓ Undershoot amplitude (Data, Strobe, Mask)	-222. 16000000 mV	169.4%	VALUE <= 320.00000000 mV
	✓ Undershoot area (Data, Strobe, Mask)	0.00000000000 V-ns	100.0%	VALUE <= 100.00000000 mV-ns
1000	√ VIHdiff.CK(AC)	1.095270000000 V	356.4%	VALUE >= 2*(VIHAC_CA_Volt-Vreft
	Uvindiff.CK(DC)			Information Only
ъ.	VILdiff.OK(AC)	-1.09076000000 V	354.5%	VALUE <= 2*(VILAC_CA_Volt-VrefC
1	VILdiff.OK(DC)			Information Only
	√ VIHdiff.DQS(AC)	618.94000000 mV	157.9%	VALUE >= 2*(VIHAC_DQ_Volt-Vreff
	() VIHdiff.DQS(DC)			Information Only
8	VILdiff.DQS(AC)	-786.57000000 mV	227.7%	VALUE <= 2*(VILAC_DQ_Volt-Vreft
	() VILdiff.DQS(DC)			Information Only
	VIX(CK)	-114.708900000 mV	2.2%	-120.00000000 mV <= VALUE <=
	() tWPRE			Information Only
	() tWPST			Information Only
	✓ tjit(CC) Rising Edge Measurements	32 ps	61.4%	VALUE <= 83 ps
	i tCK(avg) Rising Edge Measurements			Information Only
	√ tjit(per) Rising Edge Measurements	-18 ps	28.6%	-42 ps <= VALUE <= 42 ps
	terr(2per) Rising Edge Measurements			Information Only
	terr(3per) Rising Edge Measurements			Information Only
	i terr(4per) Rising Edge Measurements			Information Only
	i terr(Sper) Rising Edge Measurements			Information Only
	terr(6per) Rising Edge Measurements			Information Only
	terr(7per) Rising Edge Measurements			Information Only
i Cille	terr(8per) Rising Edge Measurements			Information Only

HTML Report Sample



# Setting up Basic DDR4 Signal Simulation for Compliance Tests

# Setting up Basic DDR4 Signal Simulation for Compliance Tests

To understand the basic simulation setups and compliance tests a test bench named \_0\_DDR4\_Ideal will be used.

DDR4 Advanced Compliance Test Bench:36	x
<ul> <li>DDR4 Compliance Test Bench         <ul> <li>Pattern Generators</li> <li>Controller Driver and Receiver Models</li> <li>DRAM Driver and Receiver Models</li> <li>PCB, DIMM and Package Models</li> <li>Simulation Test Benches                 _0_DDR4_Ideal                 _1_Sim_CA                 _2_Sim_DQ_WRITE                 _3_Sim_DQ_Read                 _4_Sim_DQ_Eye                 DDR4 DesignGuide Documentation</li> </ul> </li> </ul>	

The DDR4 Compliance Test Bench DesignGuide uses the IBIS Models from Micron: z80.v5p0.ibs throughout all simulations.

#### WARNING

IBIS Models are for educational demonstration only and are not intended for design purposes. Please download the latest up to date models for your application directly from the vendor's website. Models in this example were downloaded from Micron Technology, Inc. www.micron.com

In an IBIS Model, an Alias name is used to reference the IBIS file name, component name, Pin name, and Model name, as illustrated in the following figure.

	IBIS_DIO Instance N IBIS_TX_CLK IBIS File z8 Component M ♥ Set all data Ty ♥ Use package Package Pin	ame 30a_v5p0.ibs T40A256M16Z80 <i>J</i> yp Model I-V D	A Data Driver Schedule	Select IBIS File.	View Display
				Use Aliases IbisFile Alias ComponentName Alia	DRAM_IBIS_File s DRAM_Component
				PinName Alias	DRAM_TX_DQS_Pin
				ModelName Alias	DRAM_TX_DQS_Model
				InvPinName Alias	DRAM_TX_DQSb_Pin
IBIS Alia DRAM_IBIS_Alia DRAM_IBIS_File="z80a DRAM_Component="M DRAM_IBIS_Alias_TX_ DRAM_TX_DQS_Mode DRAM_TX_DQS_Pin=" DRAM_TX_DQS_Pin=" DRAM_TX_DQS_Pin=" DRAM_TX_DQ_Pin="D DRAM_TX_DQ_Pin="D	as Names 1_V5p0.ibs" T40A512M8HX DQS_DQ I="DQS_40_240 DQS_t" "DQS_c" "DQS_C"	5 for I/O	DRAM_IBIS_Alias DRAM_RX_DQS_ DRAM_RX_DQS_ DRAM_RX_DQS_ DRAM_RX_DQSb DRAM_RX_DQ_M DRAM_RX_DQ_M DRAM_RX_DQ_P	Odel Sele	ctions _ODT40_2400" DT40_2400"
DRAM_RX_CA_Model: DRAM_RX_CA_Pin="A DRAM_RX_CLK_Mode DRAM_RX_CLK_Pin=" DRAM_RX_CLK_Pin=" DRAM_RX_CKE_Mode DRAM_RX_CKE_Pin=" DRAM_RX_CS_Pin="C DRAM_RX_CS_Model:	="INPUT_2400" 0" I="CLKIN_2400 CK_! "CK_c" !="INPUT_2400 CKE" S_n" ="INP.UT_2400"	)"	<ol> <li>Ine same IB for DRAM an</li> <li>DQS driver is clock signal</li> <li>DQ driver is u Command/Additional</li> </ol>	is nie is use d Controler I used to driv ised to drive ddress/Cont	rol signals

## **Clock Signal**

Clock is differential signal labeled as CLK (+ pin) and CLKb (- pin). The clock signal is of repetitive "1010" pattern with a pattern bit rate equal to that of the DDR4 data rate, resulting in a clock frequency of ½ Data Rate. The clock driver pin is referencing a DQS driver model and the clock receiver pin is referencing a CLK receiver model in the IBIS file.





## Command and Address (CA) Signal

CA is single-ended signal labeled as CAO. The CA signal is a random pattern with a pattern bit rate equal to that of the DDR4 data rate, because the columns and row address signals are multiplexed onto one address line. CA driver pin is referencing a DQ driver model in the IBIS file. CA receiver pin is referencing a CA receiver model in the IBIS file.





## **Control Signal**

The control signals are single-ended. In this example, the clock-enable signal is labeled as CKEO, and the Chip Select signal is labeled as CSO. These signals use a random pattern with a pattern bit rate equal to one-half of the DDR4 data rate, because the control signal is only triggered on the clock rising edge. CKEO and CSO driver pins are referencing a DQ driver model in the IBIS file. CKEO and CSO receiver pins are referencing CKEO and CSO receiver models respectively in the IBIS file.





## Data Signal in READ Cycle

Data Strobe is a differential signal labeled as DQS\_Read and DQSb\_Read. The Data signal is a single-ended signal labeled as DQO. In Read cycle, DQS and DQ are edge-aligned, as shown in the waveform below. DQS and DQ driver pins are referencing the DQS and DQ driver models respectively in the IBIS file. DQS and DQ receiver pins are referencing the DQS and DQ receiver models respectively in the IBIS file.

#### NOTE

The DQS and DQ drivers are driving a 50 Ohm load because the DDR4 DQS and DQ drivers are of pseudo open drain (POD) type, the voltage level at the load termination is set to Vdd.

The waveforms generated from this simulation setup can be used for AC and DC Output Measurements as specified in chapter 8 of JDEC 79-4 document.



## Data Signal in WRITE Cycle

In Write cycle, the differential Data Strobe signal is labeled as DQS and DQSb, and the single-ended data signal is labeled as DQO. In Write cycle, DQS and DQ are center-aligned, as shown in the waveform below. This alignment is done by offsetting the DQS signal by 0.5\*UI. DQS and DQ driver pins are referencing the DQS and DQ driver models respectively in the IBIS file. DQS and DQ receiver pins are referencing DQS and DQ receiver models respectively in the IBIS file.



## **Transient Simulation Control Parameters**

You need to set the SpeedGrade variable to one of the DDR Speed values. You can also change the number of simulation bits, where the minimal number of bits is 500 to get reasonable measurement results. To get robust results, it is recommended to use 2000 bits or more.

There is an En\_Burst variable with a default value of 1 to enable burst simulations for DQ and DQS signals. DDR4 Read /Write cycles operate in burst mode in real systems. Burst signals are required by Infiniium Offline DDR4 App software to perform valid compliance tests.

	DDR4 Speed: 1600; 1866, 2133	3, 2400, 2666, 3200		
•	SimControlParameters SpeedGrade=2400	TRANSIENT.		Var VAR5
•	No_of_simBits=500	Tran_Sim		Note
•	CalcSimControlParams			Set En-Burst to 1 for Compliance Tests
•		Netlist Include List	]:::	The dataset referenced in data display window was generated by
•	PostProcessing Netlis	stincludeList1	 	setting En-Burst to 0 to get clean DQ/DQS Eyes not polluted by preamble
	OutputWaveformPath			and posamble transitions

When the burst mode is enabled, the ADS data display window can display invalid DQ and DQS Eyes as shown below. This is because the DQS and DQ burst signals contain switching-on/off transients. Additionally the DQS burst signals contain preamble/post-amble edges.



To see a clean eye, run the simulation with En\_Burst=0, and save the dataset with the name \_0\_DDR4\_Ideal\_En\_Burst\_0. By switching to this dataset, you will see the DQ and DQS eyes.

## Save Signals to .h5 files for Running Compliance Tests

In the Schematic view, double-click the "Netlist Include List" component to open the Edit Instance dialog box.



The ADS netlist file named MeasEqn\_Ideal.net is included in the simulation.

brary name: ell name: ew name:	ads_simulation NetlistIncludeList symbol					
stance name: Select Parame	NetlistIncludeList1 ter		Paran	neter Entrv Mode		
NetlistType: NetlistNam	= ads e[1]= "MeasEqn_Ideal.net	· ·				
		-	) 🕅 D	isplay parameter	on schematic	
Add	Cut Past	e		Component Op	tions	Reset
NetlistType:Net	etlist type (repeatable)					

MeasEqn\_Ideal.net is available in the data folder of your current workspace. In ADS Main Window, under the **File View** tab, you can right-click the data folder to explore the files in the folder. You will see several MeasEqn\*.net files in this folder; each of them is being used in a simulation setup. You can copy a netlist file with a new name, and use a text editor to modify it for your unique simulation setups.

MeasEqn\_CA MeasEqn\_DQ\_Read MeasEqn\_DQ\_Write MeasEqn\_Ideal

#### The following function is used to generate the .h5 file:

write\_infiniium\_h5(NodeName, FileName\_h5, Waveform\_Path, Sub\_Folder, InterpolationFlag, Tstart, Tstop, Tstep, BW)

where,

NodeName is the node name defined by the user in schematic window

FileName\_h5 is the file name to be saved in .hdf5 format

Waveform\_Path is the file path to the folder where .h5 files are saved

Sub\_Folder is the sub-folder name under Waveform\_Path. It can be NULL if no sub-folder is needed.

InterpolationFlag: 0 means no interpolation. 1 means "interpolating the data between Tstart and Tstop using a uniform Tstep"

Tstart is start time for data collection

Tstop is stop time for data collection

Tstep is time step for data collection

BW is bandwidth value used by Infiniium Offline for processing the waveform samples. Default value is 50GHz, which is sufficient for DDR4 applications.

#### Example of writing DQ0 signal to DQ0.h5 file:

ael DQ0\_HDF5=write\_infiniium\_h5(DQ0, "DQ0", WaveformPath, "", 1, Data\_Collection\_Start[0], Data\_Collection\_Stop[0], Data\_Output\_Increment[0], 50e9)

## **Running DDR4 Compliance Tests**

Perform the following steps to run DDR4 Compliance Tests using the Offline Infiniium software.

- 1. Launch Infiniium Offline.
- 2. Select Analyze > Automated Test Apps> N6462A DDR4 Test App.

File Control Setup Display Trigger Measure Math	Analyze Utilities Demos Help	Agilent
	Histogram Mask Test	T 0.0
∃ <mark>108 mV/ 0.0 V + </mark> ₽	Automated Test Apps	U7231B DDR3 Test App
	Measurement Analysis (EZJIT) Jitter/Noise (EZJIT Complete)	
Vertical	Serial Data Equalization	
Meas		

The DDR4 Test window is displayed.

3. Select Speed Grade as DDR4-2400 under the Set Up tab.

Task Flow _	Set Up   Select Tests   Configure	Connect Ru	n Tests Automation Result	s Html Report					
Set Up	DDR4 Test Environment Setup								
	-Device Under Test (DUT)-								
	C Speed Grade	Test	lode	AC Levels					
	C DDR4-1600	6.00	moliance	DQ CA					
Select Tests	C DDR4-1866	0.0	tem	@ 120 @ 120					
	C DDR4-2133		stom						
V .	C DDR4-2400	- Ruret	Trionarian Mathed						
Configure	C DDB4-2666	G DO	S DO Phase Difference						
	C DDR4 2000	,• Du	5-DQ Phase Difference						
$\mathbf{V}$	3 DDR4-3200	L MS	Ox Logic Triggering						
Connect	Set Mask File Der	ate Table File	Threshold Settings Off	line Setup DDR Debug	Too				
	Test Report Comme	nts (Optional)			Series ROTE				
V .	Device Identifier:		User Description:						
Run Tests	(SELECT OR TYPE)	•	(SELECT OR TYPE)	•					
	Comments:								
				ter in the second					

- 4. Click Offline Setup to load the ADS simulated waveform files from the directory data/Waveforms\_DDR4\_Ideal
- 5. Select Enable Offline Processing in the Offline Processing window.
- 6. Click Browse to load DQ\_Read and DQS\_Read signals to perform a set of Read Cycle tests.

Enable Offline Processin	g	Done
Source Waveform File (*.w	fm / *.h5)	
Clock :	4_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\CLK_Diff.h5	Browse
DQS Differential :	DR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\DQS_Read_Diff.h5	Browse
Data (DQ)/Data Mask (DM	) : [11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\DQ0_Read.h5	Browse
Chip Select (CS) :	ault 14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\CS0.h5	Browse
CA/Command/Address :	ault 14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\CA0.h5	Browse
DQS Plus:	11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\DQS_Read.h5	Browse
DQS Minus :	1\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\DQSb_Read.h5	Browse
CLK Plus :	ault 14_11\DDR4_Compliance_Test_Bench_wrk\data\Waveforms_DDR4_ideal\CLKh5	Browse
and the second		State President

7. Click Done.

#### 8. Click the Select Tests tab.

There are a total of 66 tests available, 31 of them being electrical tests and the other 35 being timing tests. Perform the following set of tests on the signals loaded in the previous tests.

Because the Read cycle DQ/DQS signals and Clock signals are loaded in the Offline Processing window, perform the Read cycle tests and clock signal tests, which add up to a total number of 50. It is recommended to incrementally perform these tests, that is, run a sub-group of tests at a time. The test results under the **Results** and **HTML Report** tabs will accumulate incrementally, as illustrated in the following screenshots.

a. Electrical Tests-> Single Ended Signals-> READ cycle tests: 6 tests



VOH(AC)	1.20929000000 V	18.6%	VALUE >= 0.85*VDDQ_Volt V
X VOH(DC)	1.20929000000 V	-8.4%	VALUE >= 1.1*VDDQ_Volt V
VOL(AC)	528.81000000 mV	19.9%	VALUE <= 0.55*VDDQ_Volt V
VOL(DC)	528.81000000 mV	11.9%	VALUE <= 0.5*VDDQ_Volt V
✓ SRQseR	6.309028000000 V/ns	46.2%	4.00000000000 V/ns <= VALUE <= 9.00000000000 V/ns
✓ SROseF	5.391627000000 V/ns	27.8%	4.00000000000 V/ns <= VALUE <= 9.00000000000 V/ns

b. Electrical Tests -> Single Ended Signals -> Overshoot/Undershoot: 8 tests



Test Name	Actual Val	Margin	Pass Limits
VOH(AC)	1.20929000000 V	18.6%	VALUE >= 0.85*VDDQ_Volt V
X VOH(DC)	1.20929000000 V	-8.4%	VALUE >= 1.1*VDDQ_Volt V
VOL(AC)	528.81000000 mV	19.9%	VALUE <= 0.55*VDDQ_Volt V
√ VOL(DC)	528.81000000 mV	11.9%	VALUE <= 0.5*VDDQ_Volt V
√ SRQseR	6.309028000000 V/ns	46.2%	4.00000000000 V/ns <= VALUE <= 9.00
√ SRQseF	5.391627000000 V/ns	27.8%	4.00000000000 V/ns <= VALUE <= 9.00
✓ Overshoot amplitude (Address, Control)	67.73000000 mV	77.4%	VALUE <= 300.00000000 mV
<ol> <li>Overshoot area (Address, Control)</li> </ol>			Information Only
✓ Undershoot amplitude (Address, Control)	75.83000000 mV	74.7%	VALUE <= 300.00000000 mV
<ol> <li>Undershoot area (Address, Control)</li> </ol>			Information Only
✓ Overshoot amplitude (Data, Strobe, Mask)	18.45000000 mV	95.4%	VALUE <= 400.00000000 mV
√ Overshoot area (Data, Strobe, Mask)	500.443200 µV-ns	99.7%	VALUE <= 200.00000000 mV-ns
✓ Undershoot amplitude (Data, Strobe, Mask)	-484.370000000 mV	251.4%	VALUE <= 320.00000000 mV
✓ Undershoot area (Data, Strobe, Mask)	0.00000000000 V-ns	100.0%	VALUE <= 100.00000000 mV-ns

c. Electrical Tests -> Differential Signals -> READ cycle tests: 4 tests

	it Levels and Slew Rate	tests	
Test Name	Actual Val	Margin	Pass Limits
VOH(AC)	1.20929000000 V	18.6%	VALUE >= 0.85*VDDQ_Volt V
X VOH(DC)	1.20929000000 V	-8.4%	VALUE >= 1.1*VDDQ_Volt V
VOL(AC)	528.81000000 mV	19.9%	VALUE <= 0.55*VDDQ_Volt V
VOL(DC)	528.81000000 mV	11.9%	VALUE <= 0.5*VDDQ_Volt V
√ SRQseR	6.309028000000 V/ns	46.2%	4.00000000000 V/ns <= VALUE <= 9.00
√ SRQseF	5.391627000000 V/ns	27.8%	4.00000000000 V/ns <= VALUE <= 9.00
✓ Overshoot amplitude (Address, Control)	67.73000000 mV	77.4%	VALUE <= 300.00000000 mV
<ol> <li>Overshoot area (Address, Control)</li> </ol>			Information Only
✓ Undershoot amplitude (Address, Control)	75.83000000 mV	74.7%	VALUE <= 300.00000000 mV
Undershoot area (Address, Control)			Information Only
✓ Overshoot amplitude (Data, Strobe, Mask)	18.45000000 mV	95.4%	VALUE <= 400.00000000 mV
✓ Overshoot area (Data, Strobe, Mask)	500.443200 µV-ns	99.7%	VALUE <= 200.00000000 mV-ns
✓ Undershoot amplitude (Data, Strobe, Mask)	-484.370000000 mV	251.4%	VALUE <= 320.00000000 mV
√ Undershoot area (Data, Strobe, Mask)	0.00000000000 V-ns	100.0%	VALUE <= 100.00000000 mV-ns
VOHdiff(AC)	672.01000000 mV	86.7%	VALUE >= 0.3*VDDQ_Volt V
√ VOLdiff(AC)	-673.99000000 mV	87.2%	VALUE <= -0.3*VDDQ_Volt V
√ SRQdiffR	11.313870000000 V/ns	33.1%	8.00000000000 V/ns <= VALUE <= 18.0
✓ SRQdiffF	11.311140000000 V/ns	33.1%	8.00000000000 V/ns <= VALUE <= 18.0

d. Timing Tests -> READ cycle tests: 13 tests



e. Timing Tests -> Clock timing: 19 tests

B-       WRITE cyde tests         B-       READ cyde tests         B-       Clock Timing         C       til(CC) Rising Edge Measurements         V       terr(Aper) Rising Edge Measurements         V       terr(2per) Rising Edge Measurements         V       terr(3per) Rising Edge Measurements         V       terr(3per) Rising Edge Measurements         V       terr(5per) Rising Edge Measurements         V       terr(10per) Rising Edge Measurements         V       terr(11per) Rising Edge Measurements         V       terr(12per) Rising Edge Measurements         V       terr(12per) Rising Edge Measurements	ments ements ments rements rements rements rements rements urements urements urements urements urements ements rements urements urements urements rements rements urements urements		
<ul> <li>tjit(duty-high) Jitter Average</li> <li>tjit(duty-low) Jitter Average</li> </ul>	High Measurements Low Measurements		
tjit(duty-high) Jitter Average     tjit(duty-low) Jitter Average I     tjit(duty-low) Jitter Average I	High Measurements Low Measurements	Margin	Page Limite
O tjit(duty-high) Jitter Average     Jit(duty-low) Jitter Average I     tosh	High Measurements Low Measurements Actual Val	Margin	Pass Limits
tit(duty-high) Jitter Average     tit(duty-low) Jitter Average I     test Name     tost     tost	High Measurements Low Measurements Actual Val	Margin	Pass Limits Information Only Information Only
✓ tjit(duty-high) Jitter Average     ✓ tjit(duty-low) Jitter Average I     ✓ tjit(duty-low) Jitter Average I     Vost     tost	High Measurements Low Measurements Actual Val	Margin	Pass Limits Information Only Information Only Information Only Information Only
V ○ tjit(duty-high) Jitter Average     V ○ tjit(duty-low) Jitter Average I     tost Name	High Measurements Low Measurements Actual Val 24 ps	Margin 71.1%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps
	High Measurements Low Measurements Actual Val	Margin 71.1%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps Information Only
✓ jit(duty-high) Jitter Average     ✓ jit(duty-low) Jitter Average I     ✓ tjt(duty-low) Jitter Average I     tQSH     tQSH     tQSH     tQSL     tDVAC(Strobe)     √ tjt(CC) Rising Edge Measurements     tCX(avg) Rising Edge Measurements     ttr(tper) Rising Edge Measurements     terr(2per) Rising Edge Measurements     terr(2per) Rising Edge Measurements     terr(2per) Rising Edge Measurements     terr(2per) Rising Edge Measurements	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps Information Only Information Only Information Only
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps Information Only Information Only Information Only Information Only
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps Information Only
treft (2) Rising Edge Measurements     terr(3per) Rising Edge Measurements	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps Information Only
trer(Sper) Rising Edge Measurements     terr(Aper) Rising Edge Measurements     terr(Aper) Rising Edge Measurements	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps Information Only Infor
type:      type:	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits Information Only Information Only Information Only VALUE <= 83 ps Information Only -42 ps <= VALUE <= 42 ps Information Only Infor
✓ jit(duty-high) Jitter Average     ✓ jit(duty-high) Jitter Average     ✓ jit(duty-low) Jitter Average     ✓ tyt(duty-low) Jitter Average     ↓     tQSH     tQSH     tQSH     tQSH     tQSL     tDVAC(Strobe)     ✓ jit(CC) Rising Edge Measurements     tCX(avg) Rising Edge Measurements     ter(Caper) Rising Edge Measurements     ter(2per) Rising Edge Measurements     ter(Aper) Rising Edge Measurements     terr(Aper) Rising Edge Measurements	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits       Information Only       Information Only       Information Only       VALUE <= 83 ps
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits         Information Only         Information Only         Information Only         VALUE <= 83 ps
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits         Information Only         Information Only         Information Only         VALUE <= 83 ps
	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits         Information Only         Information Only         Information Only         VALUE <= 83 ps
Comparison of the server	High Measurements Low Measurements Actual Val 24 ps -18 ps	Margin 71.1% 28.6%	Pass Limits         Information Only         Information Only         Information Only         VALUE <= 83 ps
Comparison of the server	High Measurements Low Measurements Actual Val 24 ps -18 ps 499.430532562 mtCX(avg)	Margin 71.1% 28.6%	Pass Limits         Information Only         Information Only         Information Only         VALUE <= 83 ps
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps 499.430532562 mtCK(avg) 500.598587745 mtCK(avg)	Margin 71.1% 28.6% 48.6% 48.5%	Pass Limits         Information Only         Information Only         Information Only         VALUE <= 83 ps
✓	High Measurements Low Measurements Actual Val 24 ps -18 ps -18 ps 499.430532562 mtCK(avg) 500.598587745 mtCK(avg)	Margin 71.1% 28.6% 48.6% 48.5%	Pass Limits         Information Only         Information Only         Information Only         VALUE <= 83 ps

9. Load the Write cycle DQ/DQS signals and Clock signals in the Offline Processing window, and perform Write cycle tests, which add up to a total number of 16.

Out of the 16 tests for Write cycle, 13 of them are electrical tests, and 3 of them are timing tests:



The tCKE test generates the following error message:

DDR4 Te	st Internal Error
0	Exception: Run Stopped. The run has been stopped.
	Test Name: tCKE Unable to find signal below that is required for this test. Please ensure that signal below is selected as one of the Pin Under Test(PUT) option under the Configure tab for the corresponding Timing test; 1.CKE
	OK

To complete tCKE test, perform the following steps:

- 1. Click the **Configure** tab.
- 2. Find Timing Tests > Test Setup for Command and Address Timing ONLY > Channel 4 > Signal selected
- 3. Change the selected signal from (/CS0 Gnd) to (/CKE0 Gnd)

Test Setup for: Command and Address Timing ONLY
🎱 Max Measurement Count (100)
🕥 Clocking Method (1T Timing)
Edge Type for SetupTime measurements (BOTH Rising and Falling edge)
Edge Type for HoldTime measurements (BOTH Rising and Falling edge)
⊡ ○ Channel1
⊡ ○ Channel2
吏 🔿 Channel3
- Channel4
Option (Pin Under Test)
Signal selected (CKE0,Gnd)

4. Run this 1 test only. Clear all the tests that have been completed already in the earlier steps.



5. After all tests are completed, click the HTML Report tab to view the Test Report.

Overall R	esult: FAIL
Test Config	guration Details
Device	Description
Burst Triggering Method	DQS-DQ Phase Difference
Test Mode	Compliance
Speed Grade	DDR4-2400
Test Sea	ssion Details
Infiniium SW Version	05.01.9040
Infiniium Model Number	A0068M
Infiniium Serial Number	No Serial
Application SW Version	1.10.9002
Debug Mode Used	No
Compliance Limits (official	DDR4-2400 Test Limit
Last Test Date	2014-07-25 13:56:18 UTC -07:00

## **DDR4 Test Report**

#### Summary of Results

<b>Test Statistics</b>			
Failed	3		
Passed	63		
Total	66		



# Troubleshooting Invalid WRITE Bursts Error in DDR4

## Troubleshooting Invalid Write Bursts Error in DDR4

You might get invalid test results for VSEH/VSEL for strobes. The following error message is displayed:

Unable to find valid write bursts

The VSEH/VSEL for strobes option is available in DDR4 Transmitter Tests > Electrical tests > Single Ended Signals > WRITE cycle tests, as shown below:



## Solution

DDR4 Compliance App needs to separate the WRITE bursts from the READ bursts, before you can perform any test on the data (DQ) and strobe (DQS) signals. When you get an invalid test result such as a value of 9.00E36V, it might be due to the failure in separating the WRITE bursts from the READ bursts, as shown below.



To debug this problem, invoke the DDR Debug Tool by performing the following steps

- 1. Load differential DQS waveform and single-ended DQ waveform
- 2. Set the **Data Rate**, e.g. 2400 Mb/s. Alternatively, you can load differential clock waveform and click **Get** button to calculate the Data Rate from clock waveform.

- 3. Examine the p-p (peak-to-peak) voltage of the DQS waveform. If the p-p voltage is smaller than the default value of 0.5V for "Burst Envelope Threshold" (BurstEnvThres), change the threshold to make sure it is lower than the actual DQS p-p voltage.
- 4. Examine the p-p (peak-to-peak) voltage of the DQ waveform. If the p-p voltage is smaller than the default value of 0.5V for "Data Voltage Range" (DataVoltRange), change the DataVoltRange to make sure it is lower than the actual DQ p-p voltage.
- 5. Click **FIND ReadWrite Burst Data** to perform the operation of separating READ bursts from WRITE bursts. At the end of the operation, vertical markers will indicate the bursts found, as shown below.



If no WRITE bursts is found in the DDR4 Debug Tool, the DQS preamble and post-amble waveform have an issue. The following figure illustrates the DQS waveform (green trace) with the correct preamble (1 clock cycle) and post-amble (0.5 clock cycle). The DQ waveform (purple trace) and DQS waveform (green trace) have an offset of 0.5 UI (Unit Interval), which is the correct phase alignment for a WRITE burst.



In the ADS data display window, you can analyze the simulated DQS waveform having the correct DQS preamble and post-amble.

To fine-tune the DQS post-amble:

- 1. Open the Burst Pattern source.
- 2. Find the pulse source that enables the DQS burst, as shown below:

Patt_DQ0 Patt_DQ1 Patt_DQ2										
Patt_DQ3										
· · · Patt_DQS		+								
Patt_DQ4	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		Enable_D	uș .					• •	
g Patt_DQ5		VtPulse								
Patt_DQ6		- SRC10 . Delay=0								
Enable DQS		Width=DQS_	EnableWidth-UI-F	ineTune	Va Eq		۲ ۲۰۰۵	⊶13	0nc'	
· · · · Enable_DQ		Period=DQS				En_	Burs	t=1		
Patt_CLKref	RITE_Burst									

- 3. Change the parameter value **FineTune** to make sure preamble maker "m1" and post-amble marker "m2" are as close to zero as possible.
- Examine the p-p (peak-to-peak) values of DQS and DQ waveforms, which can be useful in setting the "Burst Trigger Threshold" under "Config" tab. For example, the p-p value of the DQ waveform in the above figure is ~0.
   4V, which is below the default setting of 0.5V for "Minimum Data Amplitude" shown below. This setting needs to be changed to 0.4V in order for the DDR4 Compliance App to find the DQ WRITE bursts.

DDR4 Test DDR4 Device 1 *	- • •
File View Tools Help	
Task Flow         Set Up         Select Tests         Configure         Connect         Run Tests         Automation         Results         Html Report           Mode:         C         Compliance         C Debug         Activate/Refresh Limit Set         Active: (Official) DDR4-2400 Test Limit	
Select Tests     Skp Error Message (No)       B     OBreak Treshold Settings       Configure     Burst Trigger Threshold (0,5)       B     Threshold Mode (TopBaseRato)	Settings For: Minimum Data Amplitude Select or type in a value: 0.4 v Minimum Data Amplitude: Determine the minimum amplitude of a Data burst Mono but base but deadfind are valid

DDR4 Compliance App has a known issue in **VSEH/VSEL for Strobes** tests. The workaround for this issue is described below.

In the Offline setup, specify the single-ended DQS.h5 (NOT DQS\_Diff.h5) in DQS Differential field, as shown below:

✓ Enable Offline Processing		Done
Source Waveform File (*.wfm / *.h5)		
Clock : C:\	x	Browse
DQS Differential : [\Users\gang\HSD\DDR4\MyWorkspace_wrk\data\Waveforms_DDR4_Write\DQS.ht]	٧.	Browse
Data (DQ)/Data Mask (DM) : [:\Users\gang\HSD\DDR4\MyWorkspace_wrk\data\Waveforms_DDR4_Write\DQ0.h5	٧.	Browse
Chip Select (CS) : CA	x	Browse
CA/Command/Address : C:\	x	Browse
DQS Plus: CA	x	Browse
DQS Minus : CA	x	Browse
CLK Plus : CA	x	Browse
CLK Minus : CA	x	Browse

Select VSEH and VSEL tests, as shown below:

Task Flow _	Set Up Select Tests Configure Connect Run Tests Automation Results Html Report
Set Up	DDR4 Transmitter Tests
Select Tests	Electrical Tests     Single-Ended Signals     WRITE cycle tests     VSEH/VSEL for Strobes     VSEH(Strobe)     VSEL(Strobe)     VSEL(Strobe)     Overshoot/Undershoot (Data, Strobe, Mask)     Differential Signals
Connect	(Click a test's name to see description)
Run Tests	Limit Set: DDR4-2400 Test Limit
✓ 2 Tests Check	the test(s) you would like to run Connection: Differential AC Input Levels Test Connection

Run the tests and get the following results:

Set Up   Select Tests   Configure   0	Connect   Run Tests	Automation	Results	Html Report		
Test Name Actual Val M	argin Pass Limits					
🕐 VSEH(Strobe)	Information O	nly				
(1) VSEL(Strobe)	Information Only					
Details: VSEH(Strobe)						
Trial 1						
Parameter	Value					
Pass Limits	Info Only					
Parameter Tested	VSEH					
Actual Value	1.221041000000 V					